zhouhua 9ace25b62b Checkpoint JPEG-LS hardening and logs ...

Bundle SCAN_ROWS=64 RTL updates, refreshed CharLS reference streams, and a tracked checkpoint log with regression and quick-synth results.

Includes FSM safe-state hardening, control-path cleanup, and the latest quick synthesis snapshot on xc7vx690tffg1761-2.

2026-04-17 18:05:48 +08:00

docs

Checkpoint JPEG-LS hardening and logs

2026-04-17 18:05:48 +08:00

fpga

Checkpoint JPEG-LS hardening and logs

2026-04-17 18:05:48 +08:00

img

Checkpoint JPEG-LS hardening and logs

2026-04-17 18:05:48 +08:00

tools

Checkpoint JPEG-LS hardening and logs

2026-04-17 18:05:48 +08:00

.gitignore

Initial JPEG-LS FPGA encoder baseline with tooling and timeout fix

2026-04-16 18:55:08 +08:00

Description

在xilinx7v690t芯片用verilog实现的jpeg_ls算法，参考charls的C语言实现，采用动态误差调节，目标是200M像素/秒@250MHz的高吞吐实现

56 MiB

Languages

SystemVerilog 84.2%

Python 7.5%

PowerShell 3.6%

C# 3%

Tcl 1.6%

Other 0.1%