This website requires JavaScript.
Explore
Help
Register
Sign In
zhaoms
/
uart_lvds_can_parse
Watch
1
Star
0
Fork
0
You've already forked uart_lvds_can_parse
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
4
Commits
1
Branch
0
Tags
main
Go to file
Add File
New File
Upload File
Apply Patch
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
zhaoms
a79c94f6d2
ip
2026-06-02 11:25:32 +08:00
can_parse_ctrl
422,lvds,can解析已上板验证通过
2026-05-30 12:09:51 +08:00
FPGA_USER_IP
@ 6ff76329fb
ip
2026-06-02 11:25:32 +08:00
Description
No description provided
136
MiB
Languages
VHDL
86.8%
Verilog
5.6%
SystemVerilog
3.3%
Coq
2.1%
PureBasic
0.6%
Other
1.5%