liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
tools/PeakRDL-repl/tests/reference/platform0.repl Normal file
View File

@@ -0,0 +1,6 @@
peripheral1_instance: @ sysbus <0x100, +0x4>
peripheral0_instance0: @ sysbus <0x104, +0x4>
peripheral0_instance1: @ sysbus <0x108, +0x4>
peripheral0_instance_nested0: @ sysbus <0x200, +0x4>
peripheral0_instance_nested1: @ sysbus <0x204, +0x4>
peripheral0_instance_nested2: @ sysbus <0x208, +0x4>