liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
tests/unit-tests/hex.robot Normal file
View File

@@ -0,0 +1,19 @@
*** Keywords ***
Create Machine
[Arguments] ${hex_file}
Execute Command mach create
Execute Command machine LoadPlatformDescription @platforms/boards/stm32f072b_discovery.repl
Execute Command sysbus LoadHEX @${hex_file}
*** Test Cases ***
Should Load HEX
Create Machine https://dl.antmicro.com/projects/renode/stm32f072b_disco--zephyr-hello_world.hex-s_34851-4e97c68491cf652d0becd549526cd3df56e8ae66
Execute Command sysbus.cpu VectorTableOffset 0x08000000
Create Terminal Tester sysbus.usart1
Start Emulation
Wait For Line On Uart Hello World! stm32f072b_disco