liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
tests/unit-tests/arm-thumb2-srs-rfe.robot Normal file
View File

@@ -0,0 +1,36 @@
*** Settings ***
Test Setup Create Machine
*** Variables ***
${SRS_ASSEMBLY} SEPARATOR=\n
... blx switch_to_thumb # `blx label` changes the instruction set from A32/T32 to T32/A32.
... switch_to_thumb:
... .thumb
... srsdb sp, #1
${RFE_ASSEMBLY} SEPARATOR=\n
... msr cpsr_c, #0x12 # Switch to IRQ ARM processor mode
... blx switch_to_thumb # `blx label` changes the instruction set from A32/T32 to T32/A32.
... switch_to_thumb:
... .thumb
... rfeia r10
*** Keywords ***
Create Machine
Execute Command using sysbus
Execute Command mach create "arm-thumb"
Execute Command machine LoadPlatformDescriptionFromString "cpu: CPU.ARMv7A @ sysbus { cpuType: \\"cortex-a9\\" }"
Execute Command machine LoadPlatformDescriptionFromString "ram: Memory.MappedMemory @ sysbus 0x0 { size: 0x1000 }"
Execute Command cpu PC 0x0
*** Test Cases ***
# These should execute without crashing Renode.
Should Not Encounter Invalid TCG Variable When Executing SRS In Thumb Mode
Execute Command cpu AssembleBlock 0x0 "${SRS_ASSEMBLY}"
Execute Command cpu Step 2 # Execute SRS instruction in Thumb mode
Should Not Encounter Invalid TCG Variable When Executing RFE In Thumb Mode
Execute Command cpu PC 0x0
Execute Command cpu AssembleBlock 0x0 "${RFE_ASSEMBLY}"
Execute Command cpu Step 3 # Execute RFE instruction in Thumb mode