liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
tests/metrics-analyzer/metrics-analyzer.robot Normal file
View File

@@ -0,0 +1,18 @@
*** Variables ***
${UART} sysbus.uart0
${URI} https://dl.antmicro.com/projects/renode
${SCRIPT} scripts/single-node/hifive_unleashed.resc
*** Test Cases ***
Should Run Hifive Script With Enabled Profiler
Execute Script ${SCRIPT}
${TEST_DUMP_FILE}= Allocate Temporary File
Create Terminal Tester ${UART}
Execute Command machine EnableProfiler "${TEST_DUMP_FILE}"
Execute Command emulation SetGlobalSerialExecution true
Execute Command emulation RunFor "1"
${DUMP_FILE_SIZE} = Get File Size ${TEST_DUMP_FILE}
Should Be True ${DUMP_FILE_SIZE} > 0