liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
scripts/single-node/zynqmp_zephyr.resc Normal file
View File

@@ -0,0 +1,21 @@
using sysbus
using sysbus.cluster0
using sysbus.cluster1
mach create
machine LoadPlatformDescription @platforms/cpus/zynqmp.repl
showAnalyzer uart0
$bin?=@https://dl.antmicro.com/projects/renode/zephyr-subsys_shell_shell_module-xilinx_zynqmp_r5-no_mpu.elf-s_1271676-ef03382599f6f99c4de14d1306e8a706d3cd5a0c
macro reset
"""
cluster0 ForEach IsHalted true
cluster1 ForEach IsHalted true
rpu0 IsHalted false
sysbus LoadELF $bin cpu=rpu0
"""
runMacro $reset