liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
scripts/single-node/egis_et171_zephyr.resc Normal file
View File

@@ -0,0 +1,19 @@
$name?="egis_et171"
$bin?=@https://dl.antmicro.com/projects/renode/zephyr-egis_et171-shell_module.elf-s_1482184-28d8276402948a403d1037214b76a2115d1b2882
$repl?=@platforms/cpus/egis_et171.repl
using sysbus
mach create $name
machine LoadPlatformDescription $repl
showAnalyzer uart0
macro reset
"""
# Don't re-load the ELF here, only adjust the PC.
# Otherwise, an important `.noinit` region of memory will be cleared, breaking tests.
cpu0 PC 0x80000000
"""
sysbus LoadELF $bin
runMacro $reset