liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
scripts/pydev/rolling-bit.py Normal file
View File

@@ -0,0 +1,10 @@
if request.IsInit:
lastVal = 0
else:
if lastVal == 0:
lastVal = 1
else:
lastVal = (lastVal << 1) & 0xFFFFFFFF
request.Value = lastVal
self.NoisyLog("%s on ROLLING_BIT at 0x%x, value 0x%x" % (str(request.Type), request.Offset, request.Value))