liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
platforms/cpus/x86_64-kvm.repl Normal file
View File

@@ -0,0 +1,26 @@
biosMemory: Memory.MappedMemory @ {
sysbus 0x0;
sysbus <0xFFF00000, +0x100000>
}
size: 0x20000000
uart: UART.NS16550 @ sysbus 0xE00003F8
IRQ -> cpu@4
cpu: CPU.X86_64KVM @ sysbus
cpuType: "x86_64"
sysbus:
init:
Tag <0xE0000020 1> "PIC1_CMD"
Tag <0xE0000021 1> "PIC1_DATA"
Tag <0xE00000A0 1> "PIC2_CMD"
Tag <0xE00000A1 1> "PIC2_DATA"
Tag <0xE0000040 1> "PIT_CHANNEL0"
Tag <0xE0000041 1> "PIT_CHANNEL1"
Tag <0xE0000042 1> "PIT_CHANNEL2"
Tag <0xE0000043 1> "PIT_CMDREG"
Tag <0xE0000CF8 4> "PCI_ADDRESS"
Tag <0xE0000CFC 4> "PCI_DATA"
Tag <0xE0000070 1> "CMOS_ADDRESS"
Tag <0xE0000071 1> "CMOS_DATA"