liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
platforms/boards/zynqmp-zcu104.repl Normal file
View File

@@ -0,0 +1,22 @@
using "platforms/cpus/zynqmp.repl"
phy3: Network.EthernetPhysicalLayer @ gem3 12
BasicStatus: 0x62A4
Id1: 0x0141
Id2: 0x0e40
AutoNegotiationAdvertisement: 0x1e1
AutoNegotiationLinkPartnerBasePageAbility: 0x1e1
MasterSlaveControl: 0x300
MasterSlaveStatus: 0x3000
i2c_mux: I2C.PCA9548 @ i2c1 0x74
tca6416_u97: I2C.TCA6416 @ i2c1 0x20
// mt25qu512a
spiFlash: SPI.GenericSpiFlash @ qspi
underlyingMemory: quadSpiFlash
manufacturerId: 0x20
memoryType: 0xbb
extendedDeviceId: 0x44
capacityCode: 0x20