liuwenbo/simulation_core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

仿真平台内核初版 -tlib库 包含<sparc arm riscv powerPC>

Browse Source
This commit is contained in:
liuwb
2026-02-07 20:43:43 +08:00
parent de61f9e2b0
commit b3117648be
9748 changed files with 4309137 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
platforms/boards/arvsom.repl Normal file
View File

@@ -0,0 +1,5 @@
using "platforms/cpus/starfive-jh7100.repl"
ddr: Memory.MappedMemory @sysbus 0x80000000
size: 0x200000000