Files
simulation_core/platforms/boards/miv-board-additional-uarts.repl

9 lines
186 B
Plaintext
Raw Permalink Normal View History

using "./miv-board.repl"
uart_net_1: UART.MiV_CoreUART @ sysbus 0x70008000
clockFrequency: 66000000
uart_net_2: UART.MiV_CoreUART @ sysbus 0x70009000
clockFrequency: 66000000