Files
FPGA_DESIGN_IP/stream_tx_buffer/sim/glbl.v