Files
FPGA_DESIGN_IP/ssp_tx/sim/glbl.v