Files
FPGA_DESIGN_IP/ssp_0/component.xml