Files
FPGA_DESIGN_IP/uart_cli_axil/sim/clear.tcl

24 lines
631 B
Tcl
Raw Normal View History

2026-03-06 16:22:17 +08:00
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
#ATTTION : MODIFY THIS FILE AS YOU WANT
echo on
#quit from current runing simulation
quit -sim
#clear the transcript window,only valid in batch mode
if [batch_mode] {
# log /*
} else {
.main clear
}