Files
FPGA_DESIGN_IP/ssp_tx/sim/file_ver.f

7 lines
111 B
FortranFixed
Raw Normal View History

2026-03-06 16:22:17 +08:00
+define+__MICROSATE_SIM__
vip_clock.sv
tb.sv
../glbl.v
../../src/ssp_tx.sv
../../../ssp_rx/src/ssp_rx.sv