Files
FPGA_DESIGN_IP/ssp_combo/tmp_edit_project.cache/wt/project.wpc

4 lines
62 B
Plaintext
Raw Normal View History

2026-03-06 16:22:17 +08:00
version:1
6d6f64655f636f756e7465727c4755494d6f6465:66
eof: