TBgen_App/prompt_scripts/__pycache__/utils.cpython-312.pyc

<EFBFBD>
P<>Yi}<00>	<00><>
<00>dZd
dl
Z
d
dlmZ
d<04>Zd"d<05>
Zed<06><07>
d<08><00>Zed<06><07>
d	<09><00>Zd
edefd<0C>Z	d
edefd
<0A>Z
d<0E>Zd
efd<0F>Zd#d
edefd<10>Z
d
efd<11>Zdefd<13>Zed<06><07>
d
efd<14><04>ZGd<15>d<16>Zd$dedededefd<1A>Zd%dedededefd<1B>Zd&dededefd<1C>Zd'dededefd<1D>Zd<1E>Zedk(rd Zd!Zeee<1A>Zee<19>

yy)(z<>
Description :   some tool functions for prompt scripts and their stages
Author      :   Ruidi Qiu (r.qiu@tum.de)
Time        :   2024/4/25 13:26:06
LastEdited  :   2024/9/3 20:55:11
<EFBFBD>N)
<01>run_with_timeoutc
<00> 
<00>d
<01>}
|j
d<02>
dj
d<04>
dj
d<06>
}|D<00>cgc]!}|j<00>j
d<07>
<00><02>#}}|D<00>cgc]}|d|
|<03>
|dd	<09><03><02>}}|Sc
c}wc
c}w)
z<EFBFBD>
    - given the header of a module, extract the signals
    - output format: [{"name": "signal_name", "width": "[x:x]", "type": "input/output"}, ...]
    c
<00><><00>t
|<00>
d
kDrCd|dvr<d|dvr5|d}
|
jd<02>
djd<04>
d}
d|
zdz}
|
Sy)N<><00>
[<5B><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
]<5D>
r<00>)<02>len<65>split)<02>signal<61>widths  <20>:/home/zhang/CorrectBench/TBgen_App/prompt_scripts/utils.py<70>get_width_ifhavez)extract_signals.<locals>.get_width_ifhavese<00><00><0E>v<EFBFBD>;<3B><11>?<3F>s<EFBFBD>f<EFBFBD>R<EFBFBD>j<EFBFBD>0<>S<EFBFBD>F<EFBFBD>2<EFBFBD>J<EFBFBD>5F<35><1A>2<EFBFBD>J<EFBFBD>E<EFBFBD><19>K<EFBFBD>K<EFBFBD><03>$<24>Q<EFBFBD>'<27>-<2D>-<2D>c<EFBFBD>2<>1<EFBFBD>5<>E<EFBFBD><17>%<25>K<EFBFBD>#<23>%<25>E<EFBFBD><18>L<EFBFBD><15><00>
(r
<00>
)r<00>
,<2C>
 <20><><EFBFBD><EFBFBD><EFBFBD>)<03>namer<00>type)r
<00>strip)<04>headerr<00>signalsrs    r<00>extract_signalsrs<><00><00>
<16><15>l<EFBFBD>l<EFBFBD>3<EFBFBD><1F>
<01>"<22>(<28>(<28><13>-<2D>a<EFBFBD>0<>6<>6<>s<EFBFBD>;<3B>G<EFBFBD>7><3E>?<3F>V<EFBFBD>v<EFBFBD>|<7C>|<7C>~<7E>#<23>#<23>C<EFBFBD>(<28>?<3F>G<EFBFBD>?<3F>ho<68>p<>^d<><06>r<EFBFBD>
<EFBFBD>-=<3D>f<EFBFBD>-E<>v<EFBFBD>VW<56>y<EFBFBD>Y<>p<>G<EFBFBD>p<><12>N<EFBFBD><4E>@
<01><>ps<00>&B<04>)Bc<00><><00>t
|<00>
}d
}d}|
rdn
d}|dz}d}d}d}	|D]}
|d|
dzz
}|	d	|
dzz
}	<09>||d
zz
}||	z
}||z|z|zS)au

    - input: head, like: 
        module top_module(
            input clk,
            input reset,
            output reg [3:0] q);
    - return:
        - no check: $fdisplay(file, "scenario: %d, clk = %d, reset = %d, q = %d", scenario, clk, reset, q);
        - check: $fdisplay(file, "[check]scenario: %d, clk = %d, reset = %d, q = %d", scenario, clk, reset, q);
    z$fdisplay(file, "<22>);<3B>[check]rzscenario: %dz
, scenarioz
, %s = %%drz, %s<>
"<22>
r)r<00>ckeck_enr<00>begining<6E>ending<6E>check<63>middle1<65>middle2<65>middle1_signals<6C>middle2_signalsrs           r<00>fdisplay_code_genr+s<><00><00><1E>f<EFBFBD>%<25>G<EFBFBD>"<22>H<EFBFBD>
<11>F<EFBFBD>!<21>I<EFBFBD>r<EFBFBD>E<EFBFBD><13>n<EFBFBD>$<24>G<EFBFBD><1A>G<EFBFBD><18>O<EFBFBD><18>O<EFBFBD><19>3<><06><17><<3C>&<26><16>.<2E>8<>8<><0F><17>6<EFBFBD>F<EFBFBD>6<EFBFBD>N<EFBFBD>2<>2<><0F>3<><0C><EFBFBD><13>$<24>$<24>G<EFBFBD><0B><EFBFBD><1E>G<EFBFBD><13>g<EFBFBD><1D><07>'<27>&<26>0<>0r<00>)
<01>timeoutc<00><><00>t
|<00>
}t||
<01>}t|<00>
}t||
<01>}t	|<00>
}t|<00>
}t
||
<01>}|S)
a6
    - refine the TB code
    - 1. patch the weird bug of gpt generated verilog code
    - 2. add $fdisplay in the repeat block if not exist
    - 3. split the delay to multiple #10
    - 4. add #10 in front of the second $display if there are two $display and no delay between them
    - 5. add $fdisplay in front of the second #10 if there are two #10 and no $display between them
    - 6. find the repeat block and change from repeat-#10-$fdisplay-#10 to #10-repeat-$fdisplay-#10
    - 7. find all the $fdisplay sentence and rewrite them in a standard format
    )<07>
verilog_patch<63>add_fdisplay_to_repeat<61>split_delay_to_delays<79>find_and_rewrite_fdisplay<61>%add_delay_into_2displays_or_scenarios<6F>refine_repeat_fdisplay<61>add_display_into_2delays<79><02>coders  r<00> pychecker_SEQ_TB_standardizationr89sU<00><00><19><14><1E>D<EFBFBD>!<21>$<24><06>/<2F>D<EFBFBD> <20><14>&<26>D<EFBFBD>$<24>T<EFBFBD>6<EFBFBD>2<>D<EFBFBD>0<><14>6<>D<EFBFBD>!<21>$<24>'<27>D<EFBFBD>#<23>D<EFBFBD>&<26>1<>D<EFBFBD><0F>Krc<00>4<00>t
|<00>
}t||
<01>}|S)
z[
    different from pychecker_SEQ_TB_standardization, there is no timing issues in CMB
    )r/r2r6s  r<00> pychecker_CMB_TB_standardizationr:Ns<00><00>
<19><14><1E>D<EFBFBD>$<24>T<EFBFBD>6<EFBFBD>2<>D<EFBFBD><0F>Krr7rc<00>
<00>t
|
d
<01><02>}t
|
d<03><02>}d}d}|}d}d}	||djd<07>
}|dk(r
nH||djd	<09>
|zd
z}|||d
z}	||d|z
}||d
zd}d|	vrd
n
d}
|
r||z
}n||z
}<05>b||z}|S)zh
    This function is used to find all the $fdisplay sentence and rewrite them in a standard format
    T<>
r#FrrN<>	$fdisplayrrr
r )r+<00>find)r7r<00>fdisplay_check<63>fdisplay_nocheck<63>current_location<6F>code_processed<65>	code_todo<64>start<72>end<6E>display_sentence<63>check_ens           rr2r2Ws<><00><00>'<27>v<EFBFBD><04>=<3D>N<EFBFBD>(<28><16>%<25>@<40><14><18><14><17>N<EFBFBD><14>I<EFBFBD>
<0A>E<EFBFBD>
<0B>C<EFBFBD>
<0E><19>*<2A>+<2B>,<2C>1<>1<>+<2B>><3E><05><10>B<EFBFBD>;<3B><11><17><05><06><1F>$<24>$<24>T<EFBFBD>*<2A>U<EFBFBD>2<>A<EFBFBD>5<><03>$<24>U<EFBFBD>3<EFBFBD>q<EFBFBD>5<EFBFBD>1<><18><16>)<29>F<EFBFBD>U<EFBFBD>+<2B>+<2B><0E><1D>c<EFBFBD>!<21>e<EFBFBD>f<EFBFBD>%<25>	<09>$<24>(8<>8<>4<EFBFBD>e<EFBFBD><08><13><1A>n<EFBFBD>,<2C>N<EFBFBD><1A>.<2E>.<2E>N<EFBFBD><0F><1A>I<EFBFBD>%<25>D<EFBFBD><0F>Krc<00>Z<00>d
}|}	|j
d<03>
}|dk(r<02>
n||dj
d<05>
}d||||zv
rt|
d<02><07>dz}nt|
d	<09><07>dz}t||dj
d
<EFBFBD>
||dj
d<0B>
<00>}d||||zv
r4||z}||||zj
d
<0A>
dz|z}	|||	dz||	|zdz}
n||dj
d<11>
|z}|||}
d|
v
r)|
j
d<12>
}||d||
d|z|z|
|dzz
}n||d||
zz
}||d}<03>
<01> ||z
}|S)NrT<>repeatrr=r r<rF<>

z//<2F>beginrrzbegin z endrE<00>
#)r>r+<00>min_no_minusone)r7r<00>	code_donerC<00>repeat_start<72>
next_scenario<69>
fdisplay_code<64>new_line<6E>
repeat_end<EFBFBD>after_repeat<61>repeat_block<63>delay_starts            rr0r0rs<>
<00><00><12>I<EFBFBD><14>I<EFBFBD>
<0E> <20>~<7E>~<7E>h<EFBFBD>/<2F><0C><17>2<EFBFBD><1D><11>!<21>,<2C>-<2D>0<>5<>5<>k<EFBFBD>B<>
<0A><14>I<EFBFBD>l<EFBFBD><<3C>
<0A>3M<33>N<>N<>-<2D>f<EFBFBD>t<EFBFBD>D<>s<EFBFBD>J<>M<EFBFBD>-<2D>f<EFBFBD>u<EFBFBD>E<><03>K<>M<EFBFBD>"<22>9<EFBFBD>\<5C>]<5D>#;<3B>#@<40>#@<40><14>#F<>	<09>R^<5E>R_<52>H`<60>He<48>He<48>fj<66>Hk<48>l<><08><12>)<29>L<EFBFBD><1C>h<EFBFBD>1F<31>G<>G<>!<21>L<EFBFBD>0<>J<EFBFBD>$<24>\<5C>,<2C>x<EFBFBD>2G<32>H<>M<>M<>c<EFBFBD>R<>UV<55>V<>Ye<59>e<>L<EFBFBD>$<24>\<5C>,<2C>?<3F>(<28>J<>Y<EFBFBD>Wc<57>dn<64>Mo<4D>o<>rx<72>x<>L<EFBFBD>"<22><<3C>=<3D>1<>6<>6<>u<EFBFBD>=<3D><0C>L<>J<EFBFBD>$<24>\<5C>*<2A>=<3D>L<EFBFBD><16>l<EFBFBD>*<2A>&<26>+<2B>+<2B>C<EFBFBD>0<>K<EFBFBD><15><19>=<3D>L<EFBFBD>1<>L<EFBFBD><1C>+<2B>4N<34>N<>Q^<5E>^<5E>am<61>ny<6E>nz<6E>a{<7B>{<7B>{<7B>I<EFBFBD><15><19>=<3D>L<EFBFBD>1<>L<EFBFBD>@<40>@<40>I<EFBFBD><1D>j<EFBFBD>k<EFBFBD>*<2A>	<09>9<0F>:<0E><19><1A>I<EFBFBD><14>rc
<00><>
<00>|}
d
}d}	d|
vr<>|r0|
j
d<04>
}|
|dj
d<06>
|zdz}d}d}n-|
j
d<03>
}|
|dj
d	<09>
|zd
z}d}|
|dj
d<04>
}|
|dj
d<03>
}|dk(r||
z
}	|S|dk(s	||kr|}d}||z
}|
||}	|r	||
d|z
}nd|	v
r||
d|d
zz
}n||
d|z
}|
|d}
n||
z
}	|S<00><>)aD

    - is there are two $display and there is no delay between them, add #10 at the front of the second $display
    - three cases:
        - two displays: if no delay, insert
        - display and scenario: if no delay, insert
        - scenario and display: delete the delay (not sure if we should do, to be continue)
    rTr=z
scenario =N<>
;r
FrrrrLz #10; )
r>)
r7rCrN<00>new_scenario_next<78>start_first<73>	end_first<73>new_scenario_now<6F>start_scenario<69>start_second<6E>subcodes
          rr3r3<00>sv
<00><00><15>I<EFBFBD><12>I<EFBFBD><1C><15>
<0E><16>)<29>#<23> <20>'<27>n<EFBFBD>n<EFBFBD>\<5C>:<3A><0B>%<25>k<EFBFBD>l<EFBFBD>3<>8<>8<><13>=<3D><0B>K<>a<EFBFBD>O<>	<09>$)<29>!<21>#'<27> <20>'<27>n<EFBFBD>n<EFBFBD>[<5B>9<><0B>%<25>k<EFBFBD>l<EFBFBD>3<>8<>8<><14>><3E><1B>L<>q<EFBFBD>P<>	<09>#(<28> <20>&<26>y<EFBFBD>z<EFBFBD>2<>7<>7<><0C>F<>N<EFBFBD>$<24>Y<EFBFBD>Z<EFBFBD>0<>5<>5<>k<EFBFBD>B<>L<EFBFBD><1B>r<EFBFBD>!<21><19>Y<EFBFBD>&<26>	<09><15>(<15><14>'#<23>b<EFBFBD>(<28>~<7E><0C>/L<>-<2D><0C>$(<28>!<21><18>I<EFBFBD>%<25>L<EFBFBD><1F>	<09>,<2C>7<>G<EFBFBD><1F><19>Y<EFBFBD>z<EFBFBD>	<09>2<>2<>	<09><1C><07><1E><1D><19>:<3A>I<EFBFBD>!6<><18>!A<>A<>I<EFBFBD><1D><19>:<3A>I<EFBFBD>!6<>6<>I<EFBFBD>!<21>)<29>*<2A>-<2D>I<EFBFBD><15><19>"<22>I<EFBFBD><11><14><14>K
rc
<00>~<00>|}
d
}d|
v<00>
r.|
j
d<02>
}|
|dj
d<04>
|z}|
||}|jd<05>
}|jd<06>
}||dzk(rh|j
d<05>
}||dj
d<06>
|z}	|d|||	dz}|
d|}
|
jd<08>
}|
d|d	z|
|dzdz}
||
|zz
}|
|d}
ni|dz|k(rQ|j
d<06>
}	|d|	d
z||	dz}|
d|}
|
jd<05>
}|
d||
|dzdz}
||
|zz
}|
|d}
n||
d||zz
}|
|d}
d|
vr<02>
<01>.||
z
}|S)z<>
    - good repeat block: $display->#10->repeat{$display->#10}n->$display->#10
    - bad repeat block: $display->repeat{#10->$display->#10}n->$display->#10
    - this code standardization is newly added in AutoBench2
    rrINrE<00>#10r=r
rJz #10;
<EFBFBD>#10; <20>)r><00>count<6E>rfind)
r7rCrNrOrSrU<00>delay_amount_in_repeat<61>display_amount_in_repeat<61>first_delay_pos<6F>first_display_pos<6F>
before_repeat<61>before_repeat_last_newline<6E>before_repeat_last_delays
             rr4r4<00>s
<00><00><15>I<EFBFBD><12>I<EFBFBD>
<12>i<EFBFBD>
<1F> <20>~<7E>~<7E>h<EFBFBD>/<2F><0C><1E>|<7C>}<7D>-<2D>2<>2<>5<EFBFBD>9<>L<EFBFBD>H<>
<EFBFBD> <20><1C>j<EFBFBD>9<><0C>!-<2D>!3<>!3<>E<EFBFBD>!:<3A><1E>#/<2F>#5<>#5<>k<EFBFBD>#B<> <20>!<21>%=<3D>
<01>%A<>A<>*<2A>/<2F>/<2F><05>6<>O<EFBFBD> ,<2C>_<EFBFBD>-=<3D> ><3E> C<> C<>K<EFBFBD> P<>Sb<53> b<><1D>'<27>(8<><1F>9<>L<EFBFBD>IZ<49>I[<5B><\<5C>\<5C>L<EFBFBD>%<25>m<EFBFBD>|<7C>4<>M<EFBFBD>)6<>)<<3C>)<<3C>T<EFBFBD>)B<>&<26>)<29>*E<>+E<>F<><19>R<>Ub<55>c}<7D>~<>c<63>d
A<02>V
B<02>B<02>M<EFBFBD><15><1D><1C>5<>5<>I<EFBFBD>!<21>*<2A>+<2B>.<2E>I<EFBFBD>
#<23>a<EFBFBD>
'<27>+C<>
C<>!-<2D> 1<> 1<>+<2B> ><3E><1D>'<27>(:<3A>):<3A>;<3B>g<EFBFBD>E<><0C>Uf<55>Ug<55>Hh<48>h<>L<EFBFBD>%<25>m<EFBFBD>|<7C>4<>M<EFBFBD>'4<>':<3A>':<3A>5<EFBFBD>'A<>$<24>)<29>*C<>+C<>D<>}<7D>Um<55>no<6E>Uo<55>Up<55>Gq<47>q<>M<EFBFBD><15><1D><1C>5<>5<>I<EFBFBD>!<21>*<2A>+<2B>.<2E>I<EFBFBD><15><19>=<3D>L<EFBFBD>1<>L<EFBFBD>@<40>@<40>I<EFBFBD>!<21>*<2A>+<2B>.<2E>I<EFBFBD>A
<13>i<EFBFBD>
<1F>B
<0E><19><1A>I<EFBFBD><14>rc<00> 
<00>d
tfd<02>}|
<01>||<00>
\}}nt|
d<04><05>}t|
d<06><05>}|jd<07>
}t|<05>
dk\r-t	|dd	<00>
D]\}}|}d
|v
s
<01>
||xx|dzz
cc<<00>dj|<05>
S)ziif there are two #10 and there is no $fdisplay between them, add $fdisplay at the front of the second #10r7c
<00><><00>d
}
d
}|j
d<02>
}||dj
d<03>
|z}|||dzdz}d|vr|}|jdd
<01>}
|
|fS|}
|
jdd<08>}|
|fS)	Nrr=rr
rXr z"scenario: z"[check]scenario: )r><00>replace)r7<00>loadr&rDrE<00>
first_displays      r<00>find_displayz.add_display_into_2delays.<locals>.find_display
s<><00><00><11><04><12><05><14>	<09>	<09>+<2B>&<26><05><12>5<EFBFBD>6<EFBFBD>l<EFBFBD><1F><1F><03>$<24>u<EFBFBD>,<2C><03><1C>U<EFBFBD>3<EFBFBD>q<EFBFBD>5<EFBFBD>)<29>C<EFBFBD>/<2F>
<0A><14>
<0A>%<25>!<21>E<EFBFBD><18>=<3D>=<3D><19>B<EFBFBD>/<2F>D<EFBFBD><14>U<EFBFBD>{<7B><1A>!<21>D<EFBFBD><18>L<EFBFBD>L<EFBFBD><1D>0D<30>E<>E<EFBFBD><13>U<EFBFBD>{<7B>rNFr<Trarrr=r)<06>strr+r
r<00>	enumerate<74>join)	r7rrrrpr&<00>
code_parts<EFBFBD>idxr_<00>real_idxs	         rr5r5
s<><00><00><1B>#<23><1B><0E>~<7E>"<22>4<EFBFBD>(<28><0B><04>e<EFBFBD> <20><16>%<25>8<><04>!<21>&<26>4<EFBFBD>8<><05><15><1A><1A>E<EFBFBD>"<22>J<EFBFBD>
<EFBFBD>:<3A><EFBFBD>!<21><1B>%<25>j<EFBFBD><13>"<22>o<EFBFBD>6<>	3<>L<EFBFBD>C<EFBFBD><17><1A>H<EFBFBD><1A>'<27>)<29><1A>8<EFBFBD>$<24><04>s<EFBFBD>
<EFBFBD>2<>$<24>	3<><11>:<3A>:<3A>j<EFBFBD>!<21>!rc
<00><>
<00>t
|jd
<01>
|jd<02>
<00>}
|d|
}||
d}|jd<03>
}t|<00>
D]u\}}|dk7s
<01>d}|D]}|j	<00>r||z
}<05>
n
|s
<01>/|dk7s
<01>5t|<05>
}t
j|dz<00>
}d|z}	|	d	d
}	|	|t|<05>
dz||<<00>w|dj|<00>
zS)N<>scenario<69>ScenariorLrr<00>10g$@rbr
r)
<EFBFBD>maxr>r
rt<00>isdigit<69>int<6E>math<74>ceilrru)
r7rD<00>code_beforerwr_<00>digit<69>char<61>
delay_time<EFBFBD>delay10_num<75>	new_delays
          rr1r1-
s<><00><00><0F><04>	<09>	<09>*<2A>%<25>t<EFBFBD>y<EFBFBD>y<EFBFBD><1A>'<<3C>=<3D>E<EFBFBD><16>v<EFBFBD><05>,<2C>K<EFBFBD><0F><05><06><<3C>D<EFBFBD><0F>:<3A>:<3A>c<EFBFBD>?<3F>D<EFBFBD>!<21>$<24><0F>=<3D><0C><03>W<EFBFBD><0E>!<21>8<EFBFBD><16>E<EFBFBD><1F>
<1A><04><17><<3C><<3C>><3E><19>T<EFBFBD>M<EFBFBD>E<EFBFBD><19>	
<1A>
<15>%<25>4<EFBFBD>-<2D> <20><15>Z<EFBFBD>
<EFBFBD>"<22>i<EFBFBD>i<EFBFBD>
<EFBFBD>T<EFBFBD>(9<>:<3A><0B>#<23>k<EFBFBD>1<>	<09>%<25>a<EFBFBD><02>O<EFBFBD>	<09>%<25><07><03>E<EFBFBD>
<EFBFBD><0B>(<<3C><<3C><04>S<EFBFBD>	<09>=<3D> <17><13><18><18>$<24><1E>'<27>'r<00>vcodec
<00>2
<00>d
|vr|j
d
d<02>}|jd<03>
}
d}t|
<01>
D]P\}}|j
dd<06>}|dk(r|j
dd<08>|
|<d	|vs
<01>7|r|j
d	d<06>|
|<<00>Od
}<02>Rdj|
<01>
S)z<>
    here is a patch for a weird bug of gpt generated verilog code
    the bug is "initial begin ... }" or "initial { ... }"
    z{\nzbegin\nrJFrr<00>
}rE<00>	endmoduleT)ror
rtru)r<><00>vcode_linesr<73><00>
i<>line<6E>	line_temps      rr/r/E
s<><00><00>
<0E><15><EFBFBD><15>
<0A>
<0A>f<EFBFBD>j<EFBFBD>1<><05><17>+<2B>+<2B>d<EFBFBD>#<23>K<EFBFBD><15>I<EFBFBD><1C>[<5B>)<29>!<21><07>
<01>4<EFBFBD><18>L<EFBFBD>L<EFBFBD><13>b<EFBFBD>)<29>	<09><14><03><1B>!<21>\<5C>\<5C>#<23>u<EFBFBD>5<>K<EFBFBD>
<01>N<EFBFBD><16>)<29>#<23><18>!%<25><1C><1C>k<EFBFBD>2<EFBFBD>!><3E><0B>A<EFBFBD><0E> <20>	<09>!<21><10>9<EFBFBD>9<EFBFBD>[<5B>!<21>!rc
<00><><00>d
tfd<02>}
d}d|v<00>
r<>	|jd<04>
}|dk(r	|S||dz
dv
r	||d	zd
}<00>-||d	zdv
r=||d	zdk(r)||||d
jd
<0A>
|z}|dk(s|dk(rd}	|S||d	zd
}<00>t||d
jd<11>
}d||||zvrd}||d
jd<13>
|z}nd}||z}|||}|jd<15>
}	|	}
||	dzd
D]}|
dz
}
|d
k7s
<01>
n
dk(rdn
d}g}
|ru||jd<16>
dz|jd<17>
}|jd<18>
}|D]8}|
|<0F>
}t|<10>
dkDrd|vsd|vrd}
nD|
j	|d<00>

<00>:n-||
d
jd
<0A>
}||
|
|z}|
j	|<12>

d|
vr||d
}<00>
<01><>|dk(r	|S|
|<08>
}d|vrd}|dk(r	|S||d
}<00>
<01><>|S)z4
    - input: code
    - output: "CMB" or "SEQ"
    <20>stringc
<00>\<00>|j
d
<01>
}
|
D<00>cgc]
}|dk7s
<01>	|<02><02>}
}|
Sc
c}w)Nrr)
r
)r<><00>words<64>words   r<00>string_to_wordsz-circuit_type_by_code.<locals>.string_to_words`
s3<00><00><16><0C><0C>S<EFBFBD>!<21><05>"'<27>6<>$<24>4<EFBFBD>2<EFBFBD>:<3A><14>6<><05>6<><14><0C><>7s<00>
)<04>)<04>CMB<4D>alwaysTrr
)rrJ<00>
	rX<00>N)r<00>
@<40>
_r<00>	always_ff<66>always_latch<63>SEQrXrKrEFr<46>rrr<00>posedge<67>negedge<67>
*z<=)rsr>r
r<00>append)r7r<><00>circuit_type<70>always_start<72>always_word<72>next_semicolon<6F>	has_begin<69>
always_end<EFBFBD>always_block<63>at_pos<6F>char_posr<73><00>has_bracket<65>signal_list<73>sensitivity_listr<00>
signal_seg<EFBFBD>sensitivity_list_end<6E>sensitivity_signal<61>break_always_blocks                    r<00>circuit_type_by_coder<65>Z
s<><00><00><15>s<EFBFBD><15>
<19>L<EFBFBD><0F>4<EFBFBD><17><12><1F>9<EFBFBD>9<EFBFBD>X<EFBFBD>.<2E>L<EFBFBD><1B>r<EFBFBD>!<21><15>R<18><17>Q<14>L<EFBFBD><11>N<EFBFBD>#<23>+A<>A<><1B>L<EFBFBD><11>N<EFBFBD>O<EFBFBD>,<2C><04><18><15>l<EFBFBD>1<EFBFBD>n<EFBFBD>%<25>Z<EFBFBD>7<><17><0C>Q<EFBFBD><0E>'<27>3<EFBFBD>.<2E>"&<26>|<7C>D<EFBFBD><1C><1D>4G<34>4L<34>4L<34>S<EFBFBD>4Q<34>R^<5E>4^<5E>"_<>K<EFBFBD>"<22>k<EFBFBD>1<>[<5B>N<EFBFBD>5R<35>',<2C><0C><1D>~
<18><17>}
<1C>L<EFBFBD><11>N<EFBFBD>O<EFBFBD>,<2C><04><18>!<21>,<2C>-<2D>0<>5<>5<>c<EFBFBD>:<3A>N<EFBFBD><16>$<24>|<7C>L<EFBFBD><1E>,G<>H<>H<> <20>	<09>!<21>,<2C>-<2D>0<>5<>5<>e<EFBFBD><<3C>|<7C>K<>
<EFBFBD>!<21>	<09>+<2B>l<EFBFBD>:<3A>
<EFBFBD><1F><0C>Z<EFBFBD>8<>L<EFBFBD>"<22>&<26>&<26>s<EFBFBD>+<2B>F<EFBFBD><1D>H<EFBFBD>$<24>V<EFBFBD>A<EFBFBD>X<EFBFBD>Y<EFBFBD>/<2F>
<1A><04><18>A<EFBFBD>
<0A><08><17>3<EFBFBD>;<3B><19>
<1A>#'<27>#<23>+<2B>$<24>5<EFBFBD>K<EFBFBD><1C>K<EFBFBD><1A>#/<2F><0C>0A<30>0A<30>#<23>0F<30>q<EFBFBD>0H<30><1C>IZ<49>IZ<49>[^<5E>I_<49>#`<60> <20>#3<>#9<>#9<>#<23>#><3E> <20>.<2E>7<>F<EFBFBD>!0<><16>!8<>J<EFBFBD><1A>:<3A><EFBFBD><11>*<2A>	<09>Z<EFBFBD>0G<30>9<EFBFBD>Xb<58>Kb<4B>',<2C><0C><1D><1F>&<26>&<26>z<EFBFBD>"<22>~<7E>6<>7<>(4<>H<EFBFBD>I<EFBFBD>'><3E>'C<>'C<>C<EFBFBD>'H<>$<24>%1<>(<28>8<EFBFBD>DX<44>;X<>%Y<>"<22><1B>"<22>"<22>#5<>6<><12>k<EFBFBD>!<21><1B>J<EFBFBD>K<EFBFBD>(<28><04><18><1B>u<EFBFBD>$<24><15>(<18><17>%&5<>\<5C>%B<>"<22><17>-<2D>-<2D>#(<28>L<EFBFBD><1C>u<EFBFBD>$<24><15><17><17><18>
<EFBFBD><0B>$<24>D<EFBFBD>W<13>X<18>rc<00>@<00>eZ
dZdd<02>Zd<03>Zd<04>Zed<05><00>Zed<06><00>Zy
)<08>given_TBNc<00>&<00>|
|_t|j<00>
|_d
|_|x
jdz
c_|x
j|j	|j<00>
dzz
c_|x
jdz
c_|x
jdz
c_|x
j|jdd|j<00>dzz
c_|x
j|j
<00>z
c_|x
jdz
c_d	|_d
|_y)z<>
        1. initialize sim time, module testbench and signals
        2. initialize "integer file, scenario;"
        3. instantiate the DUT
        4. clock generation (if have)
        5. scenario based test
        6. endmodule
        rz'`timescale 1ns / 1ps
module testbench;
rJzinteger file, scenario;
z// DUT instantiation
<EFBFBD>
top_module<EFBFBD>DUTz8
initial begin
    file = $fopen("TBout.txt", "w");
end
z<EFBFBD>// Scenario Based Test
initial begin

    // write your scenario checking codes here, according to scenario information

    $fclose(file);
    $finish;
end
z
endmodule
N)	rrr<00>TB_code_head<61>initial_signals<6C>instantiate_module_by_signals<6C>clock_generation<6F>TB_code_test<73>TB_code_tail)<02>selfrs  r<00>__init__zgiven_TB.__init__<5F>
s<><00><00><1D><04><0B>&<26>t<EFBFBD>{<7B>{<7B>3<><04><0C><1E><04><19><0C><19><19>H<>H<><19><0C><19><19>T<EFBFBD>1<>1<>$<24>,<2C>,<2C>?<3F>$<24>F<>F<><19><0C><19><19>8<>8<><19><0C><19><19>5<>5<><19><0C><19><19>T<EFBFBD>?<3F>?<3F><0C>e<EFBFBD>UY<55>Ua<55>Ua<55>b<>ei<65>i<>i<><19><0C><19><19>T<EFBFBD>2<>2<>4<>4<><19><0C><19><19>[<5B>[<5B><19>D<03><04><19>+<2B><04>rc
<00>N<00>|j|jz|jzS<00>
N)r<>r<>r<>)
r<>s
 r<00>gen_templatezgiven_TB.gen_template<74>
s$<00><00><13> <20> <20>4<EFBFBD>#4<>#4<>4<>t<EFBFBD>7H<37>7H<37>H<>Hrc
<00>r<00>d
}
|jD]}|ddvs
<01>d}
|d}
n
|
s
ydjd<03>S)NFr<00><02>clk<6C>clockTrzT// Clock generation
initial begin
    [clk] = 0;
    forever #5 [clk] = ~[clk];
end
z[clk])rro)r<><00>clk_enrr<>s    rr<>zgiven_TB.clock_generation<6F>
s_<00><00><16><06><1A>l<EFBFBD>l<EFBFBD>	<16>F<EFBFBD><15>f<EFBFBD>~<7E>!1<>1<><1D><06><1C>V<EFBFBD>n<EFBFBD><03><15>		<16>
<16><15>n<>v<>v<>w~<7E>AD<02>E<02>
Erc
<00>r<00>d
}
|D]/}|ddk(r|
d|d<00>d|d<00>d<08>z
}
<01>|
d	|d<00>d|d<00>d<08>z
}
<01>1|
S)
z?
        - this function is used to initialize signals
        rr<00>inputzreg rrrz;
zwire <20>)r<00>initial_strrs   rr<>zgiven_TB.initial_signals<6C>
st<00><00>
<19><0B><1D>	M
<01>F<EFBFBD><15>f<EFBFBD>~<7E><17>(<28><1B><14>f<EFBFBD>W<EFBFBD>o<EFBFBD>%6<>a<EFBFBD><06>v<EFBFBD><0E>7G<37>s<EFBFBD>K<>K<><0B><1B><15>v<EFBFBD>g<EFBFBD><EFBFBD>&7<>q<EFBFBD><16><06><1E>8H<38><03>L<>L<><0B>		M
<01>
<1B>rc<00><><00>|<00>d
|
<01>d<02>}|D],}|dr|d|d<00>d|d<00>d<07>z
}<03>|d|d<00>d|d<00>d<07>z
}<03>.|dd	d
z}|S)z<>
        - this function is used to instantiate a module by signals
        - the signals should be like [{"name": "a", "width": "[3:0]", "type": "input"}, ...]
        rz (
rz	.rrz),
Nrz
);r<>)<05>module_name<6D>instantiate_namer<00>instantiate_strrs     rr<>z&given_TB.instantiate_module_by_signals<6C>
s<><00><00>)<29>M<EFBFBD><11>+;<3B>*<<3C>D<EFBFBD>A<><0F><1D>	O
<01>F<EFBFBD><15>g<EFBFBD><EFBFBD><1F>S<EFBFBD><16><06><1E>(8<>
<01>&<26><16>.<2E>9I<39><14>#N<>N<><0F><1F>S<EFBFBD><16><06><1E>(8<>
<01>&<26><16>.<2E>9I<39><14>#N<>N<><0F>		O
<01>
*<2A>#<23>2<EFBFBD>.<2E><16>7<><0F><1E>r)<02>returnN)	<09>__name__<5F>
__module__<EFBFBD>__qualname__r<5F>r<>r<><00>staticmethodr<64>r<>r<>rrr<>r<><00>
s;<00><00>,<2C>.
I
<01>
E<02><12>
<1B><12>
<1B><12><1F><12>rr<><00>exclude_clk<6C>use_check_enr<6E>c<00>~<00>t
||
|<02>
<01>}t
||
|<02>
<01>}t
|d|
|<02><03>}||z|z}t|<06>
S)<04><>

    for the automatic generation of signals in testbench
    target: given the DUT header, generate the signal output template
    eg: if we have a DUT header like "module DUT(input a, b, c, output d, e);", the signal output template should be like "[{"check_en": 0, "scenario": 1, "a": 1, "b": 0, "c":1, "d": 0, "e": 0}, {"check_en": 1, "scenario": 1, "a": 0, "b": 0, "c":1, "d": 0, "e": 0}]"
    )r<>r<>T)rGr<>r<><00><02>header_to_dictlistrs)rr<>r<><00>signals_dictlist1<74>signals_dictlist2<74>signals_dictlist3<74>signals_dictlists       r<00>signal_dictlist_templater<65><00>
sT<00><00>+<2B>6<EFBFBD>{<7B>Ye<59>f<><15>*<2A>6<EFBFBD>{<7B>Ye<59>f<><15>*<2A>6<EFBFBD>D<EFBFBD>k<EFBFBD>ht<68>u<><15>(<28>+<<3C><<3C>?P<>P<><14><0E><1F> <20> rc<00><><00>t
|<00>
}|r|D<00>cgc]}|d
dv
s
<01>|<07><02>}}i}|g
}	|r||d<||d<|D]
}|
||d
<<00>|	Sc
c}w)<05><>
    - header: the header of DUT
    - template_scenario_idx: the scenario index in the template
    - signal_value: the value of the signal in the template
    - only: None: both input signal and output signal; "input": only input signal; "output": only output signal
    - from header to signals in txt
    - for the automatic generation of signals in testbench
    - target: given the DUT header, generate the signal output template
    - eg: if we have a DUT header like "module DUT(input clk, load, data, output q);", the signal output template should be like "$fdisplay(file, "scenario: %d, clk = %d, load = %d, data = %d, q = %d", scenario, clk, load, data, q);"
    rr<>rGrzr")
r<00>value<75>scenario_idxrGr<>r<>rr<00>dict_out<75>
dict_list_outs
          rr<>r<>s|<00><00><1E>f<EFBFBD>%<25>G<EFBFBD><12>(/<2F>Z<>f<EFBFBD>6<EFBFBD>&<26>><3E>IY<49>3Y<33>6<EFBFBD>Z<><07>Z<><11>H<EFBFBD><1D>J<EFBFBD>M<EFBFBD><13>'<27><08><1A><1C>'<27>H<EFBFBD>Z<EFBFBD><18><19>
)<29><06>#(<28><08><16><06><1E> <20>
)<29><18><18><>[
s
<00>A<04>Ac<00>2<00>t
||
<01>
<01>}t|<02>
S)r<>)
r<>r<>)rr<>r<>s   r<00>signal_dictlist_template_CMBr<42>s<00><00>+<2B>6<EFBFBD>{<7B>K<><15><0E> <20>!<21>!rc<00><><00>t
|<00>
}|r|D<00>cgc]}|d
dv
s
<01>|<05><02>}}i}|g
}|D]
}|
||d
<<00>|Sc
c}w)r<>rr<>r")rr<>r<>r<>rrr<>r<>s        r<00>header_to_dictlist_CMBr<42>'se<00><00><1E>f<EFBFBD>%<25>G<EFBFBD><12>(/<2F>Z<>f<EFBFBD>6<EFBFBD>&<26>><3E>IY<49>3Y<33>6<EFBFBD>Z<><07>Z<><11>H<EFBFBD><1D>J<EFBFBD>M<EFBFBD><19>
)<29><06>#(<28><08><16><06><1E> <20>
)<29><18><18><>
[
s<00>;<04>;c<00>6<00>|d
k(r|
S|
d
k(r|St
||
<01>S)Nr)
<01>min)<02>
a<>
bs  rrMrM<s&<00><00><08>B<EFBFBD>w<EFBFBD><10><08><08>B<EFBFBD>w<EFBFBD><10><08><0E>q<EFBFBD>!<21>9<EFBFBD>r<00>__main__ac
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg  areset;
reg  x;
wire  z;

integer file, scenario;
// DUT instantiation
top_module DUT (
	.clk(clk),
	.areset(areset),
	.x(x),
	.z(z)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin
    // Scenario 1
    scenario = 1;
    areset = 1;
    x = 0;
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    areset = 0;
    repeat(4) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 1, clk, areset, x, z);
        #10;
    end

    // Scenario 2
    scenario = 2;
    areset = 1;
    x = 0;
    repeat(3) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    areset = 0;
    repeat(8) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 2, clk, areset, x, z);
        #10;
    end
    areset = 1;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 2, clk, areset, x, z);
    #10;
    areset = 0;
    repeat(4) begin
        x = 1;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 2, clk, areset, x, z);
        #10;
    end

    // Scenario 3
    scenario = 3;
    areset = 0;
    repeat(3) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 3, clk, areset, x, z);
        #10;
    end
    areset = 1;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 3, clk, areset, x, z);
    #10;
    areset = 0;
    repeat(3) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 3, clk, areset, x, z);
        #10;
    end

    // Scenario 4
    scenario = 4;
    areset = 1;
    x = 0;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
    #10;
    areset = 0;
    repeat(3) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 4, clk, areset, x, z);
        #10;
    end
    x = 0;
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 4, clk, areset, x, z);
        #10;
    end
    scenario = 25; // 11001 in binary
    repeat(5) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 4, clk, areset, x, z);
        #10;
    end

    // Scenario 5
    scenario = 5;
    areset = 0;
    repeat(8) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 5, clk, areset, x, z);
        #10;
    end
    areset = 1;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 5, clk, areset, x, z);
    #10;
    areset = 0;
    scenario = 170; // 10101010 in binary
    repeat(8) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 5, clk, areset, x, z);
        #10;
    end

    // Scenario 6
    scenario = 6;
    areset = 1;
    x = 0;
    repeat(4) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    areset = 0;
    repeat(8) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 6, clk, areset, x, z);
        #10;
    end
    x = 1;
    repeat(5) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 6, clk, areset, x, z);
        #10;
    end

    // Scenario 7
    scenario = 7;
    areset = 0;
    x = 0;
    repeat(5) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    x = 1;
    repeat(5) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    areset = 1;
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
        #10;
    end
    areset = 0;
    scenario = 10; // 01010 in binary
    repeat(5) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 7, clk, areset, x, z);
        #10;
    end

    // Scenario 8
    scenario = 8;
    areset = 1;
    x = 0;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", scenario, clk, areset, x, z);
    #10;
    areset = 0;
    scenario = 455; // 111000111 in binary
    repeat(9) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 8, clk, areset, x, z);
        #10;
    end
    areset = 1;
    $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 8, clk, areset, x, z);
    #10;
    areset = 0;
    scenario = 56; // 000111000 in binary
    repeat(9) begin
        x = scenario % 2;
        scenario = scenario / 2;
        $fdisplay(file, "[check]scenario: %d, clk = %d, areset = %d, x = %d, z = %d", 8, clk, areset, x, z);
        #10;
    end

    $fclose(file);
    $finish;
end

endmodulezEmodule top_module (
	input clk,
	input areset,
	input x,
	output z
);)
Tr<54>)FT)r
r
FFT)
F)r
r
F)<1C>__doc__r<5F><00>utils.utilsrrr+r8r:rsr2r0r3r4r5r1r/r<>r<><00>boolr<6C>r<>r<>r<>rMr<>r7r<00>printr<74>rr<00><module>r<>
s<>
<00>


<01>
<04>
<0C>(<28>
<13>&
1<>4<12>"<22>
<1D>
<10><1E>
<10>(<12>"<22>
<1D>
<10><1E>
<10>
<10>3<EFBFBD>
<10>s<EFBFBD>
<10>6!
<15><03>!
<15>C<EFBFBD>!
<15>~
0
<15>d
+
<15><03>+
<15>Z

"<22>#<23>
"<22>c<EFBFBD>
"<22>:
(<28>s<EFBFBD>
(<28>0
"<22><03>
"<22>*<12>"<22>
<1D>X

<18>c<EFBFBD>X

<18><1E>X

<18>tA

<1F>A

<1F>H

!<21>C<EFBFBD>

!<21>T<EFBFBD>

!<21>d<EFBFBD>

!<21>^a<>

!<21>
<19>c<EFBFBD>
<19>Z^<5E>
<19>sw<73>
<19>DG<02>
<19>0
"<22><03>
"<22><14>
"<22><03>
"<22>
<19>#<23>
<19>D<EFBFBD>
<19>[^<5E>
<19>*
<15><0C>z<EFBFBD><19>U
<0A>D<EFBFBD>n<06>F<EFBFBD>,<2C>D<EFBFBD>&<26>9<>D<EFBFBD>	<09>$<24>K<EFBFBD>Ar