TBgen_App/prompt_scripts/__pycache__/script_pychecker.cpython-312.pyc

<EFBFBD>
P<>Yi<59>B<00><00><><00>dZd
dl
Z
ddlmZ
ddlmZmZ
ddlmZ	m
Z
ddlm
Z
mZmZ
Gd<08>d	e<05>Zd
ZdZdZGd
<0A>de<06>ZdZdZGd<11>de<06>ZdZdZGd<15>de<06>ZdZGd<18>de<06>ZGd<1A>de<06>Zy)z<>
Description :   The prompt script for pychecker workflow
Author      :   Ruidi Qiu (r.qiu@tum.de)
Time        :   2024/3/22 10:40:43
LastEdited  :   2024/8/25 00:05:24
<EFBFBD>N<>
)
<01>utils)<02>
BaseScript<EFBFBD>BaseScriptStage)<02>Stage4<65>Stage5)<03>
Stage4_SEQ<EFBFBD>Stage4b_SEQ<45>
Stage5_SEQc<00>T<00><00>eZ
dZd
Zdededef<06>f
d<05>Zd<06>Zd<07>Z	d<08>Z
d	<09>Zd
<EFBFBD>Zd<0B>Z
<0A>x
ZS)<0C>WF_pycheckerzm
    stages: stage1, stage2, stage3, stage3b, stage4
    check: check "scenario list"(stage2) in stage 4
    <20>	prob_data<74>task_dir<69>configc<00><><00>
<01>t<00>|<00>|
||<03>
|jjjj
|_d
|_y)NT)<08>super<65>__init__r<00>autoline<6E>	checklist<73>max<61>max_check_iter<65>py_debug_focus)<05>selfrrr<00>	__class__s    <20><>E/home/zhang/CorrectBench/TBgen_App/prompt_scripts/script_pychecker.pyrzWF_pychecker.__init__s:<00><><00>
<0A><07><18><19>H<EFBFBD>f<EFBFBD>5<>"<22>k<EFBFBD>k<EFBFBD>2<>2<><<3C><<3C>@<40>@<40><04><1B>"<22><04><1B>c
<00><><00>t
|jf
i|j<00>
<01>
|_|j	|j<00>

|jj
|_t
|jf
i|j<00>
<01>
|_|j	|j<00>

t|j|jjfi|j<00>
<01>
|_
|j	|j<00>

|jj|_|jj|_t|j|jj|jjfi|j<00>
<01>
|_|j	|j<00>

|j
d
k(r|j<00>
y|j!<00>
y<00>N<>CMB)<11>Stage0r<00>	gptkwargs<67>stage0<65>stage_operation<6F>circuit_type<70>Stage1<65>stage1<65>Stage2<65>response<73>stage2<65>scenario_num<75>
scenario_dict<63>Stage3<65>stage3<65>make_and_run_stages_CMB<4D>make_and_run_stages_SEQ<45>
rs
 r<00>make_and_run_stagesz WF_pychecker.make_and_run_stagess1
<00><00><1C>T<EFBFBD>^<5E>^<5E>><3E>t<EFBFBD>~<7E>~<7E>><3E><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29> <20>K<EFBFBD>K<EFBFBD>4<>4<><04><19><1C>T<EFBFBD>^<5E>^<5E>><3E>t<EFBFBD>~<7E>~<7E>><3E><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29><1C>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>-A<>-A<>T<>T<EFBFBD>^<5E>^<5E>T<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29> <20>K<EFBFBD>K<EFBFBD>4<>4<><04><19>!<21>[<5B>[<5B>6<>6<><04><1A><1C>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>-A<>-A<>4<EFBFBD>;<3B>;<3B>CW<43>CW<43>j<>[_<>[i<>[i<>j<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29><0F><1C><1C><05>%<25><10>(<28>(<28>*<2A><10>(<28>(<28>*rc
<00>l<00>t
|j|jj|jjfi|j
<00>
<01>
|_|j|j<00>

t|j|jj|jfi|j
<00>
<01>
|_|j|j<00>

t|j|jj|jjfi|j
<00>
<01>
|_|j|j<00>

y<00>
N)<0F>
Stage4_CMBrr&r(r)r!<00>stage4r#<00>StageChecklist<73>TB_coder<00>
stagecheck<EFBFBD>
Stage5_CMBr-<00>stage5r0s
 rr.z$WF_pychecker.make_and_run_stages_CMB.s<><00><00> <20><14><1E><1E><14><1B><1B>1E<31>1E<31>t<EFBFBD>{<7B>{<7B>G[<5B>G[<5B>n<>_c<5F>_m<5F>_m<5F>n<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29>(<28><14><1C><1C>t<EFBFBD>{<7B>{<7B>7K<37>7K<37>T<EFBFBD>M`<60>M`<60>s<>dh<64>dr<64>dr<64>s<><04><0F><0C><1C><1C>T<EFBFBD>_<EFBFBD>_<EFBFBD>-<2D>!<21><14><1E><1E><14><1B><1B>1E<31>1E<31>t<EFBFBD>{<7B>{<7B>G[<5B>G[<5B>n<>_c<5F>_m<5F>_m<5F>n<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)rc
<00><00>t
|j|jj|jjfi|j
<00>
<01>
|_|j|j<00>

t|j|jj|jfi|j
<00>
<01>
|_|j|j<00>

t|j|jfi|j
<00>
<01>
|_
|j|j<00>

t|j|jj|jjfi|j
<00>
<01>
|_|j|j <00>

yr3)r	rr&r(r)r!r5r#r6r7rr8r
<00>stage4brr-r:r0s
 rr/z$WF_pychecker.make_and_run_stages_SEQ;s

<00><00> <20><14><1E><1E><14><1B><1B>1E<31>1E<31>t<EFBFBD>{<7B>{<7B>G[<5B>G[<5B>n<>_c<5F>_m<5F>_m<5F>n<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)<29>(<28><14><1C><1C>t<EFBFBD>{<7B>{<7B>7K<37>7K<37>T<EFBFBD>M`<60>M`<60>s<>dh<64>dr<64>dr<64>s<><04><0F><0C><1C><1C>T<EFBFBD>_<EFBFBD>_<EFBFBD>-<2D>"<22>4<EFBFBD>><3E>><3E>4<EFBFBD><<3C><<3C>R<>4<EFBFBD>><3E>><3E>R<><04><0C><0C><1C><1C>T<EFBFBD>\<5C>\<5C>*<2A> <20><14><1E><1E><14><1B><1B>1E<31>1E<31>t<EFBFBD>{<7B>{<7B>G[<5B>G[<5B>n<>_c<5F>_m<5F>_m<5F>n<><04><0B><0C><1C><1C>T<EFBFBD>[<5B>[<5B>)rc<00>h<00>|jd
k(r|j|
<01>

y|j|
<01>

yr)r$<00>make_and_run_reboot_stages_CMB<4D>make_and_run_reboot_stages_SEQ<45>r<00>	debug_dirs  r<00>make_and_run_reboot_stagesz'WF_pychecker.make_and_run_reboot_stagesIs,<00><00><0F><1C><1C><05>%<25><10>/<2F>/<2F>	<09>:<3A><10>/<2F>/<2F>	<09>:rc<00><><00>|jd
k(r<>t|j|jj|j
jfi|j<00>
<01>
|_|j|j|
d<02><03>
t|j|j
j|jfi|j<00>
<01>
|_|j|j|
d<02><03>
y|jdk(rnt|j|jj|jjfi|j<00>
<01>
|_|j|j|
d<02><03>
yt!d<05>
<00>
)N<>TBT<42>
<01>	reboot_en<65>PYz>invalid reboot_mode in WF_pychecker script (circuit type: CMB))<11>reboot_moder4rr&r(r)r!r5r#r6r7rr8r9r-r:<00>
ValueErrorr@s  rr>z+WF_pychecker.make_and_run_reboot_stages_CMBOs
<00><00><0F><1B><1B>t<EFBFBD>#<23>$<24>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>5I<35>5I<35>4<EFBFBD>;<3B>;<3B>K_<4B>K_<4B>r<>cg<63>cq<63>cq<63>r<>D<EFBFBD>K<EFBFBD><10> <20> <20><14><1B><1B>i<EFBFBD>4<EFBFBD> <20>H<>,<2C>T<EFBFBD>\<5C>\<5C>4<EFBFBD>;<3B>;<3B>;O<>;O<>QU<51>Qd<51>Qd<51>w<>hl<68>hv<68>hv<68>w<>D<EFBFBD>O<EFBFBD><10> <20> <20><14><1F><1F>)<29>t<EFBFBD> <20>L<><12>
<1D>
<1D><14>
%<25>$<24>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>5I<35>5I<35>4<EFBFBD>;<3B>;<3B>K_<4B>K_<4B>r<>cg<63>cq<63>cq<63>r<>D<EFBFBD>K<EFBFBD><10> <20> <20><14><1B><1B>i<EFBFBD>4<EFBFBD> <20>H<><1C>]<5D>^<5E>^rc<00>p<00>|jd
k(<00>
rt|j|jj|j
jfi|j<00>
<01>
|_|j|j|
d<02><03>
t|j|j
j|jfi|j<00>
<01>
|_|j|j|
d<02><03>
t|j|jfi|j<00>
<01>
|_|j|j|
d<02><03>
y|jdk(rnt|j|jj|j jfi|j<00>
<01>
|_|j|j"|
d<02><03>
yt%d<05>
<00>
)NrDTrErGz>invalid reboot_mode in WF_pychecker script (circuit type: SEQ))rHr	rr&r(r)r!r5r#r6r7rr8r
r<rr-r:rIr@s  rr?z+WF_pychecker.make_and_run_reboot_stages_SEQ`sF
<00><00><0F><1B><1B>t<EFBFBD>#<23>$<24>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>5I<35>5I<35>4<EFBFBD>;<3B>;<3B>K_<4B>K_<4B>r<>cg<63>cq<63>cq<63>r<>D<EFBFBD>K<EFBFBD><10> <20> <20><14><1B><1B>i<EFBFBD>4<EFBFBD> <20>H<>,<2C>T<EFBFBD>\<5C>\<5C>4<EFBFBD>;<3B>;<3B>;O<>;O<>QU<51>Qd<51>Qd<51>w<>hl<68>hv<68>hv<68>w<>D<EFBFBD>O<EFBFBD><10> <20> <20><14><1F><1F>)<29>t<EFBFBD> <20>L<>&<26>t<EFBFBD>~<7E>~<7E>t<EFBFBD>|<7C>|<7C>V<>t<EFBFBD>~<7E>~<7E>V<>D<EFBFBD>L<EFBFBD><10> <20> <20><14><1C><1C>y<EFBFBD>D<EFBFBD> <20>I<>
<11>
<1D>
<1D><14>
%<25>$<24>T<EFBFBD>^<5E>^<5E>T<EFBFBD>[<5B>[<5B>5I<35>5I<35>4<EFBFBD>;<3B>;<3B>K_<4B>K_<4B>r<>cg<63>cq<63>cq<63>r<>D<EFBFBD>K<EFBFBD><10> <20> <20><14><1B><1B>i<EFBFBD>4<EFBFBD> <20>H<><1C>]<5D>^<5E>^r)<0F>__name__<5F>
__module__<EFBFBD>__qualname__<5F>__doc__<5F>dict<63>str<74>objectrr1r.r/rBr>r?<00>
__classcell__<5F>
rs
@rr
r
sB<00><><00><08>#<23><14>#<23><03>#<23>F<EFBFBD>#<23>
+<2B>,*<2A>*<2A>;<3B>_
<01>"_
rr
z/* SIGNAL TEMPLATE 1 */z/* SIGNAL TEMPLATE 1A */z/* SIGNAL TEMPLATE 1B */c<00>,<00><00>eZ
dZd<04>f
d
<01>Zd<02>Zd<03>Z<05>x
ZS)r c<00>@<00>
<01>t
<00>|<00>d
i|<02>
<01>

|
|_d|_y)N)
<01>stage_0)rrrr$<00>rrr!rs   <20>rrzStage0.__init__zs"<00><><00>
<0A><07><18>0<>i<EFBFBD>0<>"<22><04><0E> <20><04>rc
<00>
<00>|j
d
<01>

|j
d<02>

|j
|jd<00>

|j
d<04>

|j
|jd<00>

|j
d<06>

y)NzcPlease generate the verilog RTL code according to the following description and header information:zproblem description:<3A>descriptionzRTL header:<3A>headerzOplease only reply verilog codes. reply_format:
```verilog
your_code_here...
```)<02>add_prompt_linerr0s
 r<00>make_promptzStage0.make_promptsq<00><00><0C><1C><1C>C<02>	D<02><0C><1C><1C>3<>4<><0C><1C><1C>T<EFBFBD>^<5E>^<5E>M<EFBFBD>:<3A>;<3B><0C><1C><1C>]<5D>+<2B><0C><1C><1C>T<EFBFBD>^<5E>^<5E>H<EFBFBD>5<>6<><0C><1C><1C>q<>rrc
<00><><00>|j
|jd
<01>d|_
tj|j<00>
|_y)N<>verilog<6F><67><EFBFBD><EFBFBD><EFBFBD>)<05>extract_coder(r<00>circuit_type_by_coder$r0s
 r<00>postprocessingzStage0.postprocessing<6E>s6<00><00><1C>)<29>)<29>$<24>-<2D>-<2D><19>C<>B<EFBFBD>G<><04>
<0A>!<21>6<>6<>t<EFBFBD>}<7D>}<7D>E<><04>r<00><02>returnN<6E>rKrLrMrr\rbrRrSs
@rr r ys<00><><00>!<21>
s
<01>F
rr a<>1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The infomation we have is the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". Our target is to generate the verilog testbench for the DUT. This testbench can check if the DUT in verilog satisfies all technical requirements of the problem description.
2. You are in the first stage. In this stage, please summarize the technical details of the DUT and give me a technical specification of the testbench generation task, so we can use it to design its corresponding testbench.
3. The core of testbench is the testcases. It usually include two parts logically: the input signals to the DUT and the expected result signals from DUT. The testbench will send the input signals to DUT and check if the result signals are the same as the expected result signals. If they are the same, this means the DUT is passed. Otherwise the DUT fails.
4. Your technical specification should include these sections:
- section 1: specification of the DUT, including the module header of the RTL code. If table or other detailed data is provided in the original problem description, DO repeat them in your response. They are very important!!!
5. your response should be in the form of JSON.
6. below is the information including the problem description and the DUT header:a6
your response must be in JSON form. example:
{
  "important data": "...", # type: string. If no table, state transition or other direct data, leave this with ""
  "technical specifications": ["...", "...", ...] # each element of the list is one specification string, the starting of the string is its index 
}
c<00>$<00><00>eZ
dZ<02>f
d
<01>Zd<02>Z<04>x
ZS)r%c<00>h<00>
<01>d
|d<t
<00>|<00>di|<02>
<01>

|
|_t|_t
|_y)NT<4E>	json_mode)
<01>stage_1)rrr<00>STAGE1_TXT1<54>txt1<74>STAGE1_TXT2<54>txt2rWs   <20>rrzStage1.__init__<5F>s2<00><><00>!%<25>	<09>+<2B><1E>
<0A><07><18>0<>i<EFBFBD>0<>"<22><04><0E><1F><04>	<09><1F><04>	rc
<00>:
<00>d
|_|j|j<00>

|jd<02>

|j|jd<00>

|jd<04>

|j|jd<00>

|j|j<00>

y)N<><00> RTL circuit problem description:rY<00>DUT header:rZ)<05>promptr[rkrrmr0s
 rr\zStage1.make_prompt<70>sx<00><00><18><04><0B><0C><1C><1C>T<EFBFBD>Y<EFBFBD>Y<EFBFBD>'<27><0C><1C><1C>?<3F>@<40><0C><1C><1C>T<EFBFBD>^<5E>^<5E>M<EFBFBD>:<3A>;<3B><0C><1C><1C>]<5D>+<2B><0C><1C><1C>T<EFBFBD>^<5E>^<5E>H<EFBFBD>5<>6<><0C><1C><1C>T<EFBFBD>Y<EFBFBD>Y<EFBFBD>'r)rKrLrMrr\rRrSs
@rr%r%<00>s
<00><><00> <20>
(rr%a!1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The infomation we have is the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". Our target is to generate the verilog testbench for the DUT. This testbench can check if the DUT in verilog satisfies all technical requirements of the problem description.
2. you are in section 2. in this section, please give me the test scenarios. you only need to describe the stimulus in each test scenarios. If time is important, please inform the clock cycle information. we will use the stimulus description to generate the test vectors and send them to DUT. you must not tell the expected results even though you know that. 
3. your information is:a<>

you only need to describe the stimulus in each test scenarios. If time is important, please inform the clock cycle information. we will use the stimulus description to generate the test vectors and send them to DUT. you must not tell the expected results even though you know that. 

your response must be in JSON form. example:
{
  "scenario 1": "...", # each content is a string
  "scenario 2": "...",
  "scenario 3": "...",
  ...
}c<00>,<00><00>eZ
dZd<04>f
d
<01>Zd<02>Zd<03>Z<05>x
ZS)r'c<00>v<00>
<01>d
|d<t
<00>|<00>di|<03>
<01>

|
|_||_t|_t|_y)NTrh)
<01>stage_2)rrr<00>response_stage1<65>STAGE2_TXT1rk<00>STAGE2_TXT2rm)rrrvr!rs    <20>rrzStage2.__init__<5F>s:<00><><00>!%<25>	<09>+<2B><1E>
<0A><07><18>0<>i<EFBFBD>0<>"<22><04><0E>.<2E><04><1C><1F><04>	<09><1F><04>	rc
<00><>
<00>d
|_|j|j<00>

|jd<02>

|j|jd<00>

|jd<04>

|j|j<00>

|jd<05>

|j|jd<00>

|j|j
<00>

y)NrorprY<00>RTL testbench specification:rqrZ)rrr[rkrrvrmr0s
 rr\zStage2.make_prompt<70>s<><00><00><18><04><0B><0C><1C><1C>T<EFBFBD>Y<EFBFBD>Y<EFBFBD>'<27><0C><1C><1C>?<3F>@<40><0C><1C><1C>T<EFBFBD>^<5E>^<5E>M<EFBFBD>:<3A>;<3B><0C><1C><1C>;<3B><<3C><0C><1C><1C>T<EFBFBD>1<>1<>2<><0C><1C><1C>]<5D>+<2B><0C><1C><1C>T<EFBFBD>^<5E>^<5E>H<EFBFBD>5<>6<><0C><1C><1C>T<EFBFBD>Y<EFBFBD>Y<EFBFBD>'rc
<00>,
<00>d
|jvr$|j|jd<02>d|_	tj|j<00>
|_t|jj
<00><00>
|_y#
d|_d|_YyxYw
)Nz```json<6F>jsonr_)r(r`r|<00>loadsr+<00>len<65>keysr*r0s
 rrbzStage2.postprocessing<6E>sx<00><00><14><04>
<0A>
<0A>%<25> <20>-<2D>-<2D>d<EFBFBD>m<EFBFBD>m<EFBFBD>V<EFBFBD>D<>R<EFBFBD>H<>D<EFBFBD>M<EFBFBD>	%<25>!%<25><1A><1A>D<EFBFBD>M<EFBFBD>M<EFBFBD>!:<3A>D<EFBFBD><1E> #<23>D<EFBFBD>$6<>$6<>$;<3B>$;<3B>$=<3D> ><3E>D<EFBFBD><1D><>	%<25>!%<25>D<EFBFBD><1E> $<24>D<EFBFBD><1D>s<00>AB
<00>
BrcrerSs
@rr'r'<00>s<00><><00> <20>
(<28>%rr'a<>1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The information we have is the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". Our target is to generate the verilog testbench for the DUT. This testbench can check if the DUT in verilog satisfies all technical requirements of the problem description.
2. you are in stage 3; in this stage, please give me the core rules of an ideal DUT. you should give these rules in python. (For convenience, you can use binary or hexadecimal format in python, i.e. 0b0010 and 0x1a). Later we will use these ideal rules to generate expected values in each test scenario. currently you must only generate the core part of the rules. the input of these rules should be related to the test vectors from test scenario. the rule should give the expected values under test vectors. You don't need to consider the control signals like clk or reset, unless the core rules of this task are about these signals. You can use numpy, scipy or other third party python libraries to help you write the rules. Please import them if you need. 
3. your information is:c<00>,<00><00>eZ
dZd<04>f
d
<01>Zd<02>Zd<03>Z<05>x
ZS)r,c<00>d<00>
<01>t
<00>|<00>d
i|<04>
<01>

|
|_||_||_t
|_y)N)
<01>stage_3)rrrrv<00>response_stage2<65>STAGE3_TXT1rk)rrrvr<>r!rs     <20>rrzStage3.__init__<5F>s1<00><><00>
<0A><07><18>0<>i<EFBFBD>0<>"<22><04><0E>.<2E><04><1C>.<2E><04><1C><1F><04>	rc
<00><>
<00>d
|_|j|j<00>

|jd<02>

|j|jd<00>

|jd<04>

|j|j<00>

|jd<05>

|j|jd<00>

|jd<07>

|j|j
<00>

|jd<08>

y)	NrorprYrzrqrZzqtest scenario: (please note the test vectors below, it will help you determine the input parameters of the rules)z<>your response should only contain python code. For convenience, you can use binary or hexadecimal format in python. For example: 0b0010 and 0x1a)rrr[rkrrvr<>r0s
 rr\zStage3.make_prompt<70>s<><00><00><18><04><0B><0C><1C><1C>T<EFBFBD>Y<EFBFBD>Y<EFBFBD>'<27><0C><1C><1C>?<3F>@<40><0C><1C><1C>T<EFBFBD>^<5E>^<5E>M<EFBFBD>:<3A>;<3B><0C><1C><1C>;<3B><<3C><0C><1C><1C>T<EFBFBD>1<>1<>2<><0C><1C><1C>]<5D>+<2B><0C><1C><1C>T<EFBFBD>^<5E>^<5E>H<EFBFBD>5<>6<><0C><1C><1C>Q<02>	R<02><0C><1C><1C>T<EFBFBD>1<>1<>2<><0C><1C><1C>p<02>	qrc
<00>l<00>|j
|jd
<01>}
d}|
D]
}||dzz
}<02>||_
y)N<>pythonro<00>

)r`r()r<00>python_codesr(<00>python_codes    rrbzStage3.postprocessing<6E>sB<00><00><1B>(<28>(<28><14><1D><1D><08>A<><0C><15><08>'<27>
	+<2B>K<EFBFBD><14><0B>d<EFBFBD>*<2A>*<2A>H<EFBFBD>
	+<2B> <20><04>
rrcrerSs
@rr,r,<00>s<00><><00> <20>q<02>$!rr,c<00>H<00><00>eZ
dZd
edededdf<08>f
d<06>Zd<07>Zd<08>Zd	<09>Zd
<EFBFBD>Z	<09>x
Z
S)r6r7<00>
checklist_str<74>max_iterrdNc<00><><00>
<01>t
<00>|<00>di|<04>
<01>

||_tj|<02>
|_g|_||_|
|_d
|_	d|_
d
|_y)NFr)
<01>stage_checklist)rrrr|r}<00>checklist_dict<63>missing_scenariosr<73><00>TB_code_out<75>exit<69>iter<65>TB_modified)rr7r<>r<>r!rs     <20>rrzStageChecklist.__init__
sX<00><><00>
<0A><07><18>8<>i<EFBFBD>8<>&<26><04><0E>"<22>j<EFBFBD>j<EFBFBD><1D>7<><04><1B>!#<23><04><1E> <20><04>
<0A>"<22><04><18><19><04>	<09><15><04>	<09> <20><04>rc
<00>|
<00>d
|_|jd<02>

|jd<03>

|j|jdz<00>

|jd<05>

|j|j<00>

|jd<06>

|jdt	|j
<00>
z<00>

|jd<08>

y)	NrozOplease check the if the testbench code contains all the items in the checklist:ztestbench code here...
r<EFBFBD>zYplease check the if the testbench code above contains all the scenarios in the checklist:z<>please reply 'YES' if all the items are included. If some of the items are missed in testbench, please add the missing items and reply the modified testbench code (full code).z$HINT: the missing scenarios may be: ziVERY IMPORTANT: please ONLY reply 'YES' or the full code modified. NEVER remove other irrelevant codes!!!)rrr[r<>rrPr<>r0s
 rr\zStageChecklist.make_prompt
s<><00><00><18><04><0B><0C><1C><1C>n<>o<><0C><1C><1C>7<>8<><0C><1C><1C>T<EFBFBD>-<2D>-<2D><04>4<>5<><0C><1C><1C>x<>y<><0C><1C><1C>T<EFBFBD>^<5E>^<5E>,<2C><0C><1C><1C>O<03>	P<03><0C><1C><1C>C<>c<EFBFBD>$<24>J`<60>J`<60>Fa<46>a<>b<><0C><1C><1C>I<02>	Jrc
<00><><00>|x
jd
z
c_d|jvsd|jvsd|jvrd|_yd|_|j	|jd<06>d|_y)Nr<00>YES<45>Yes<65>yesTr^r_)r<>r(r<>r<>r`r<>r0s
 rrbzStageChecklist.postprocessing
s^<00><00><0C>	<09>	<09>Q<EFBFBD><0E>	<09><10>D<EFBFBD>M<EFBFBD>M<EFBFBD>!<21>U<EFBFBD>d<EFBFBD>m<EFBFBD>m<EFBFBD>%;<3B>u<EFBFBD><04>
<0A>
<0A>?U<><1C>D<EFBFBD>I<EFBFBD>#<23>D<EFBFBD><1C>#<23>0<>0<><14><1D><1D>	<09>J<>2<EFBFBD>N<>D<EFBFBD>rc
<00><><00>g|_|jj<00>D]<}
|
jd
d<02>|jv
s
<01>"|jj|
<01>

<00>>y)z\this function is called at the beginning of run() so that the stage can be skipped if needed<65>
 z = N)r<>r<>r<00>replacer<65><00>append)r<00>keys  r<00>	pre_checkzStageChecklist.pre_check$
sU<00><00>!#<23><04><1E><17>&<26>&<26>+<2B>+<2B>-<2D>	3<>C<EFBFBD><12>{<7B>{<7B>3<EFBFBD><05>&<26>d<EFBFBD>.><3E>.><3E>><3E><14>&<26>&<26>-<2D>-<2D>c<EFBFBD>2<>	3rc
<00><>
<00>d
|_|js<>|j|jkr<>|j	<00>
|j
gk(rd|_
|x
jdz
c_n0|j<00>
|j<00>
|j<00>
|js|j|jkr
<01><>yyyy)NFTzh
[SYSTEM PRECHECK] All scenarios are included in the testbench code. You can continue to the next stage.)
r<EFBFBD>r<>r<>r<>r<>r<><00>conversation_messager\<00>call_gptrbr0s
 r<00>runzStageChecklist.run+
s<><00><00> <20><04><18><17>9<EFBFBD>9<EFBFBD>4<EFBFBD>9<EFBFBD>9<EFBFBD>t<EFBFBD>}<7D>}<7D>#<<3C><10>N<EFBFBD>N<EFBFBD><1C><13>%<25>%<25><12>+<2B> <20><04>	<09><14>)<29>)<29>.Y<02>Y<02>)<29><14> <20> <20>"<22><14>
<0A>
<0A><0F><14>#<23>#<23>%<25><18>9<EFBFBD>9<EFBFBD>4<EFBFBD>9<EFBFBD>9<EFBFBD>t<EFBFBD>}<7D>}<7D>#<<3C>9<EFBFBD>#<<3C>9r)rKrLrMrP<00>intrr\rbr<>r<>rRrSs
@rr6r6
s;<00><><00>	!<21>s<EFBFBD>	!<21>#<23>	!<21><03>	!<21>UY<55>	!<21>	J<02>O
<01>3<>
&rr6)rNr|ror<00>base_scriptrr<00>script_pychecker_CMB_newrr4rr9<00>script_pychecker_SEQr	r
rr
<00>SIGNALTEMP_PLACEHOLDER_1<5F>SIGNALTEMP_PLACEHOLDER_1A<31>SIGNALTEMP_PLACEHOLDER_1Br rjrlr%rwrxr'r<>r,r6<00>rr<00><module>r<>
s<><00>


<01>
<04>
<0C><13>4<>P<>E<>E<>b

_
<01>:<3A>b

_
<01>L5<><18>6<><19>6<><19>
F
<01>_<EFBFBD>
F
<01>$
U
<01><0B>
<04><0B>
(<28>_<EFBFBD>
(<28>0
<1B><0B>	
<05><0B> 
%<25>_<EFBFBD> 
%<25>D

<1B><0B> 
!<21>_<EFBFBD> 
!<21>D
0
&<26>_<EFBFBD>0
&r