Files
CGA-bench/saves/0504~0510/MyExperimentsClean/MyProjectCleanI2C_20260507_092304/MyProjectCleanI2C_20260507_092304.log

252 lines
7.8 KiB
Plaintext
Raw Normal View History

2026-05-22 10:02:42 +08:00
---------------custom config--------------
run:
mode: autoline
save:
en: True
pub:
prefix: MyProjectCleanI2C
subdir: MyExperimentsClean
gpt:
model: qwen-max
rtlgen_model: qwen-max
autoline:
result_path: results/myproject_clean_i2c
cga:
enabled: True
max_iter: 15
target_coverage: 100.0
probset:
path: data/myproject/i2c_controller_clean.jsonl
mutant_path: None
more_info_paths: []
only: ['i2c_controller']
promptscript: pychecker
timeout: 300
save_compile: False
debug:
max: 3
itermax: 10
update_desc: False
TBcheck:
discrim_mode: col_70_wrong_row_25_correct
------------------------------------------
------config info (custom + default)------
run:
version: 2.0
author: Ruidi Qiu - Technical University of Munich
time: 20260507_092304
custom_path: config/myproject_clean_i2c.yaml
mode: autoline
hostname: localhost
pid: 2475
pyversion: 3.12.3 (main, Mar 23 2026, 19:04:32) [GCC 13.3.0]
save:
en: True
root: saves/0504~0510/MyExperimentsClean/MyProjectCleanI2C_20260507_092304/
pub:
prefix: MyProjectCleanI2C
dir: saves/0504~0510/
subdir: MyExperimentsClean/
log:
en: True
dir: logs/
notes: None
cfg_pmode: iwantall
debug_en: False
level: TRACE
message:
en: True
dir: messages/
format: json
iverilog:
en: True
subdir: ivcode_nodebug
load:
prompt:
path: config/initial_prompts/prompt1.txt
pick_idx: []
stage_template:
path: config/templates/stage_template0301.txt
gpt:
model: qwen-max
key_path: config/key_API.json
temperature: None
json_mode: False
chatgpt:
start_form: chat
one_time_talk: False
rtlgen_model: qwen-max
iverilog:
dir:
task_id:
autoline:
result_path: results/myproject_clean_i2c
cga:
enabled: True
max_iter: 15
target_coverage: 100.0
probset:
path: data/myproject/i2c_controller_clean.jsonl
mutant_path: None
gptgenRTL_path: None
more_info_paths: []
only: ['i2c_controller']
exclude: []
exclude_json: None
filter: [{}]
checklist:
max: 3
debug:
max: 3
reboot: 1
py_rollback: 2
onlyrun: None
promptscript: pychecker
timeout: 300
TBcheck:
rtl_num: 20
correct_max: 3
discrim_mode: col_70_wrong_row_25_correct
correct_mode: naive
rtl_compens_en: True
rtl_compens_max_iter: 3
itermax: 10
update_desc: False
save_compile: False
save_finalcodes: True
error_interruption: False
stage3:
rtl_mode: auto
max_inline_chars: 5000
save_rtl_file: True
multi_tb:
enabled: False
auto_threshold_lines: 500
strategy: functional
max_tb_count: 5
parallel: False
merge_coverage: True
_initialized: True
------------------------------------------
--------------default config--------------
run:
version: 2.0
author: Ruidi Qiu - Technical University of Munich
time: None
custom_path: None
mode: qwen-max
save:
en: True
root: None
pub:
prefix: None
dir: saves/$weekrange$/
subdir:
log:
en: True
dir: logs/
notes: None
cfg_pmode: iwantall
debug_en: False
level: TRACE
message:
en: True
dir: messages/
format: json
iverilog:
en: True
subdir: ivcode_nodebug
load:
prompt:
path: config/initial_prompts/prompt1.txt
pick_idx: []
stage_template:
path: config/templates/stage_template0301.txt
gpt:
model: 4o
key_path: config/key_API.json
temperature: None
json_mode: False
chatgpt:
start_form: chat
one_time_talk: False
rtlgen_model: None
iverilog:
dir:
task_id:
autoline:
result_path: results
cga:
enabled: True
max_iter: 10
target_coverage: 100.0
probset:
path: None
mutant_path: None
gptgenRTL_path: None
more_info_paths: []
only: ['review2015_fancytimer', 'fsm_ps2data', 'bugs_case', 'review2015_fsmonehot', 'review2015_fsmseq', 'lemmings4', 'ece241_2013_q8']
exclude: []
exclude_json: None
filter: [{}]
checklist:
max: 3
debug:
max: 5
reboot: 1
py_rollback: 2
onlyrun: None
promptscript: None
timeout: 300
TBcheck:
rtl_num: 20
correct_max: 3
discrim_mode: col_full_wrong
correct_mode: naive
rtl_compens_en: True
rtl_compens_max_iter: 3
itermax: 10
update_desc: False
save_compile: True
save_finalcodes: True
error_interruption: False
stage3:
rtl_mode: auto
max_inline_chars: 5000
save_rtl_file: True
multi_tb:
enabled: False
auto_threshold_lines: 500
strategy: functional
max_tb_count: 5
parallel: False
merge_coverage: True
------------------------------------------
2026-05-07 09:23:04 | INFO | all configurations are loaded, starting the main process...
2026-05-07 09:23:04 | INFO |
2026-05-07 09:23:04 | INFO | ######################### task 1/1 [i2c_controller] #########################
2026-05-07 09:25:27 | INFO | [i2c_controller] [TBgen] stage_0 ends (143.23s used)
2026-05-07 09:26:37 | INFO | [i2c_controller] [TBgen] stage_1 ends (69.41s used)
2026-05-07 09:28:02 | INFO | [i2c_controller] [TBgen] stage_2 ends (84.86s used)
2026-05-07 09:31:21 | INFO | [i2c_controller] [TBgen] stage_3 ends (199.86s used)
2026-05-07 09:34:04 | INFO | [i2c_controller] [TBgen] stage_4 ends (162.74s used)
2026-05-07 09:34:04 | INFO | [i2c_controller] [TBgen] stage_checklist ends (0.00s used)
2026-05-07 17:53:40 | INFO | [i2c_controller] [TBgen] stage_4b ends (29976.07s used)
2026-05-07 17:55:34 | INFO | [i2c_controller] [TBgen] stage_5 ends (113.68s used)
2026-05-07 17:55:34 | INFO | [i2c_controller]
2026-05-07 17:55:34 | INFO | [i2c_controller] [TBsim] iverilog compilation : passed!
2026-05-07 17:55:34 | ERROR | [i2c_controller] Error when running TBsim, iter: 1. Message: [Errno 2] No such file or directory: 'saves/0504~0510/MyExperimentsClean/MyProjectCleanI2C_20260507_092304/i2c_controller/1_1_TBgen/TBgen_codes/TBout.txt' | location: autoline/TB_autoline.py, func: run_stages_core, line: 389 | caller: location: autoline/TB_autoline.py, func: run_stages, line: 318
2026-05-07 17:55:34 | WARNING | [i2c_controller] ⚠️ Pipeline interrupted. Cooling down for 15s to avoid API Rate Limit... | location: autoline/TB_autoline.py, func: run_stages_core, line: 394 | caller: location: autoline/TB_autoline.py, func: run_stages, line: 318
2026-05-07 17:56:59 | INFO | [i2c_controller] [TBgen] stage_0 ends (70.42s used)
2026-05-07 17:57:46 | INFO | [i2c_controller] [TBgen] stage_1 ends (46.55s used)
2026-05-07 17:58:30 | INFO | [i2c_controller] [TBgen] stage_2 ends (43.72s used)
2026-05-07 18:00:23 | INFO | [i2c_controller] [TBgen] stage_3 ends (113.04s used)
2026-05-07 18:34:40 | INFO | [i2c_controller] [TBgen] stage_4 ends (2057.11s used)
2026-05-07 18:34:40 | INFO | [i2c_controller] [TBgen] stage_checklist ends (0.00s used)
2026-05-07 20:17:44 | INFO | [i2c_controller] [TBgen] stage_4b ends (6183.80s used)
2026-05-07 20:19:36 | INFO | [i2c_controller] [TBgen] stage_5 ends (112.45s used)
2026-05-07 20:19:36 | INFO | [i2c_controller]
2026-05-07 20:19:36 | INFO | [i2c_controller] [TBsim] iverilog simulation failed! Debuging... (debug_iter = 1)