Files
CGA-bench/config/configs/hdlbits_batch_04_baseline.yaml

38 lines
763 B
YAML
Raw Normal View History

2026-05-22 10:02:42 +08:00
run:
mode: autoline
save:
en: true
pub:
prefix: HDLBatch04Baseline
subdir: Paper_Experiments/hdlbits_batches/batch_04/baseline
log:
debug_en: false
gpt:
model: qwen-max
rtlgen_model: qwen-max
autoline:
result_path: results/hdlbits_batches/batch_04_baseline
cga:
enabled: false
max_iter: 10
target_coverage: 100.0
probset:
path: data/HDLBits/HDLBits_data.jsonl
mutant_path: data/HDLBits/HDLBits_data_mutants.jsonl
more_info_paths:
- data/HDLBits/HDLBits_data_RTL_4o_20.jsonl
only:
- fsm1
- fsm1s
- fsm2
- fsm2s
promptscript: pychecker
timeout: 300
save_compile: false
debug:
max: 3
itermax: 10
update_desc: false
TBcheck:
discrim_mode: col_70_wrong_row_25_correct