Files

533 lines
43 KiB
Plaintext
Raw Permalink Normal View History

2026-05-22 10:02:42 +08:00
---------------custom config--------------
run:
mode: autoline
save:
en: True
pub:
prefix: MyProjectCleanI2C
subdir: MyExperimentsClean
gpt:
model: qwen-max
rtlgen_model: qwen-max
autoline:
result_path: results/myproject_clean_i2c
cga:
enabled: True
max_iter: 15
target_coverage: 100.0
probset:
path: data/myproject/i2c_controller_clean.jsonl
mutant_path: None
more_info_paths: []
only: ['i2c_controller']
promptscript: pychecker
timeout: 300
save_compile: False
debug:
max: 3
itermax: 10
update_desc: False
TBcheck:
discrim_mode: col_70_wrong_row_25_correct
------------------------------------------
------config info (custom + default)------
run:
version: 2.0
author: Ruidi Qiu - Technical University of Munich
time: 20260422_145630
custom_path: config/myproject_clean_i2c.yaml
mode: autoline
hostname: localhost
pid: 489733
pyversion: 3.12.3 (main, Mar 3 2026, 12:15:18) [GCC 13.3.0]
save:
en: True
root: saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/
pub:
prefix: MyProjectCleanI2C
dir: saves/0420~0426/
subdir: MyExperimentsClean/
log:
en: True
dir: logs/
notes: None
cfg_pmode: iwantall
debug_en: False
level: TRACE
message:
en: True
dir: messages/
format: json
iverilog:
en: True
subdir: ivcode_nodebug
load:
prompt:
path: config/initial_prompts/prompt1.txt
pick_idx: []
stage_template:
path: config/templates/stage_template0301.txt
gpt:
model: qwen-max
key_path: config/key_API.json
temperature: None
json_mode: False
chatgpt:
start_form: chat
one_time_talk: False
rtlgen_model: qwen-max
iverilog:
dir:
task_id:
autoline:
result_path: results/myproject_clean_i2c
cga:
enabled: True
max_iter: 15
target_coverage: 100.0
probset:
path: data/myproject/i2c_controller_clean.jsonl
mutant_path: None
gptgenRTL_path: None
more_info_paths: []
only: ['i2c_controller']
exclude: []
exclude_json: None
filter: [{}]
checklist:
max: 3
debug:
max: 3
reboot: 1
py_rollback: 2
onlyrun: None
promptscript: pychecker
timeout: 300
TBcheck:
rtl_num: 20
correct_max: 3
discrim_mode: col_70_wrong_row_25_correct
correct_mode: naive
rtl_compens_en: True
rtl_compens_max_iter: 3
itermax: 10
update_desc: False
save_compile: False
save_finalcodes: True
error_interruption: False
stage3:
rtl_mode: auto
max_inline_chars: 5000
save_rtl_file: True
multi_tb:
enabled: False
auto_threshold_lines: 500
strategy: functional
max_tb_count: 5
parallel: False
merge_coverage: True
_initialized: True
------------------------------------------
--------------default config--------------
run:
version: 2.0
author: Ruidi Qiu - Technical University of Munich
time: None
custom_path: None
mode: qwen-max
save:
en: True
root: None
pub:
prefix: None
dir: saves/$weekrange$/
subdir:
log:
en: True
dir: logs/
notes: None
cfg_pmode: iwantall
debug_en: False
level: TRACE
message:
en: True
dir: messages/
format: json
iverilog:
en: True
subdir: ivcode_nodebug
load:
prompt:
path: config/initial_prompts/prompt1.txt
pick_idx: []
stage_template:
path: config/templates/stage_template0301.txt
gpt:
model: 4o
key_path: config/key_API.json
temperature: None
json_mode: False
chatgpt:
start_form: chat
one_time_talk: False
rtlgen_model: None
iverilog:
dir:
task_id:
autoline:
result_path: results
cga:
enabled: True
max_iter: 10
target_coverage: 100.0
probset:
path: None
mutant_path: None
gptgenRTL_path: None
more_info_paths: []
only: ['review2015_fancytimer', 'fsm_ps2data', 'bugs_case', 'review2015_fsmonehot', 'review2015_fsmseq', 'lemmings4', 'ece241_2013_q8']
exclude: []
exclude_json: None
filter: [{}]
checklist:
max: 3
debug:
max: 5
reboot: 1
py_rollback: 2
onlyrun: None
promptscript: None
timeout: 300
TBcheck:
rtl_num: 20
correct_max: 3
discrim_mode: col_full_wrong
correct_mode: naive
rtl_compens_en: True
rtl_compens_max_iter: 3
itermax: 10
update_desc: False
save_compile: True
save_finalcodes: True
error_interruption: False
stage3:
rtl_mode: auto
max_inline_chars: 5000
save_rtl_file: True
multi_tb:
enabled: False
auto_threshold_lines: 500
strategy: functional
max_tb_count: 5
parallel: False
merge_coverage: True
------------------------------------------
2026-04-22 14:56:30 | INFO | all configurations are loaded, starting the main process...
2026-04-22 14:56:30 | INFO |
2026-04-22 14:56:30 | INFO | ######################### task 1/1 [i2c_controller] #########################
2026-04-22 14:57:52 | INFO | [i2c_controller] [TBgen] stage_0 ends (82.31s used)
2026-04-22 14:58:33 | INFO | [i2c_controller] [TBgen] stage_1 ends (41.56s used)
2026-04-22 14:59:14 | INFO | [i2c_controller] [TBgen] stage_2 ends (41.02s used)
2026-04-22 15:01:19 | INFO | [i2c_controller] [TBgen] stage_3 ends (124.41s used)
2026-04-22 15:03:32 | INFO | [i2c_controller] [TBgen] stage_4 ends (132.92s used)
2026-04-22 15:03:32 | INFO | [i2c_controller] [TBgen] stage_checklist ends (0.00s used)
2026-04-22 15:07:05 | INFO | [i2c_controller] [TBgen] stage_4b ends (213.05s used)
2026-04-22 15:08:45 | INFO | [i2c_controller] [TBgen] stage_5 ends (100.47s used)
2026-04-22 15:08:45 | INFO | [i2c_controller]
2026-04-22 15:08:45 | INFO | [i2c_controller] [TBsim] iverilog simulation failed! Debuging... (debug_iter = 1)
2026-04-22 16:24:42 | ERROR | [i2c_controller] Error when running TBsim, iter: 1. Message: list index out of range | location: autoline/TB_autoline.py, func: run_stages_core, line: 389 | caller: location: autoline/TB_autoline.py, func: run_stages, line: 318
2026-04-22 16:24:42 | WARNING | [i2c_controller] ⚠️ Pipeline interrupted. Cooling down for 15s to avoid API Rate Limit... | location: autoline/TB_autoline.py, func: run_stages_core, line: 394 | caller: location: autoline/TB_autoline.py, func: run_stages, line: 318
2026-04-22 16:26:32 | INFO | [i2c_controller] [TBgen] stage_0 ends (94.49s used)
2026-04-22 16:27:16 | INFO | [i2c_controller] [TBgen] stage_1 ends (44.56s used)
2026-04-22 16:28:24 | INFO | [i2c_controller] [TBgen] stage_2 ends (67.68s used)
2026-04-22 16:30:20 | INFO | [i2c_controller] [TBgen] stage_3 ends (115.94s used)
2026-04-22 16:32:28 | INFO | [i2c_controller] [TBgen] stage_4 ends (128.04s used)
2026-04-22 16:32:28 | INFO | [i2c_controller] [TBgen] stage_checklist ends (0.00s used)
2026-04-22 16:37:18 | INFO | [i2c_controller] [TBgen] stage_4b ends (289.48s used)
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBgen] stage_5 ends (90.61s used)
2026-04-22 16:38:48 | INFO | [i2c_controller]
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBsim] iverilog compilation : passed!
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBsim] python simulation : passed!
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBsim] TBsim finished : True!
2026-04-22 16:38:48 | INFO | [i2c_controller]
2026-04-22 16:38:48 | INFO | [i2c_controller] rtl list not found, generating naive rtls for testbench checking
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: invert_counter | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: missing_assignment | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: invert_counter | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: swap_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: tiny_offset | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: single_bit_flip | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: tiny_offset | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | DEBUG | [i2c_controller] Applied mutation: bit_index_shift | location: autoline/rtl_mutator.py, func: _safe_log, line: 33
2026-04-22 16:38:48 | INFO | [i2c_controller] 20 mutation-based RTLs generated (from reference RTL)
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBcheck] [discriminator] Plan 2: Capturing Reference RTL outputs as ground truth...
2026-04-22 16:38:48 | INFO | [i2c_controller] [TBcheck] [discriminator] Capturing Reference RTL outputs as ground truth...
2026-04-22 16:38:49 | INFO | [i2c_controller] [TBcheck] [discriminator] Reference RTL check results: failed scenarios = [1, 2, 3, 4, 5, 6, 7, 8, 9, 10], passed scenarios = []
2026-04-22 16:38:49 | INFO | [i2c_controller] [TBcheck] [discriminator] Captured Reference RTL outputs for 10 scenarios
2026-04-22 16:38:49 | INFO | [i2c_controller] [TBcheck] [discriminator] Plan 2: Captured outputs for 10 scenarios
2026-04-22 16:38:49 | INFO | [i2c_controller] [TBcheck] [discriminator] Discriminating the testbench, NO.0 discrimination
2026-04-22 16:38:51 | POSITIVE | [i2c_controller] [TBcheck] [discriminator] TB_discriminating finished, TB passed, wrong scenarios: [], scenario pass ratio: 10/10
2026-04-22 16:38:51 | INFO | [i2c_controller] [TBcheck] Testbench passed the funccheck
2026-04-22 16:38:51 | INFO | [i2c_controller] [TBcheck] self funccheck finished. Next Action: [pass]
2026-04-22 16:38:51 | INFO | [i2c_controller]
2026-04-22 16:38:51 | INFO | [i2c_controller] [i2c_controller] Starting Coverage-Guided Agent (CGA)...
2026-04-22 16:38:51 | INFO | [i2c_controller] [i2c_controller] Running Semantic Analysis (Layer 0)...
2026-04-22 16:38:51 | INFO | [i2c_controller] FSM detected: state (15 states)
2026-04-22 16:38:51 | INFO | [i2c_controller] Total function points identified: 16
2026-04-22 16:38:51 | INFO | [i2c_controller] Energy allocator initialized: 16 targets
2026-04-22 16:38:51 | INFO | [i2c_controller] Diversity injector initialized with history file: saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/i2c_controller/CGA/test_history.json
2026-04-22 16:38:51 | INFO | [i2c_controller] Quality evaluator initialized
2026-04-22 16:38:51 | INFO | [i2c_controller] --- CGA Iter 0 (Baseline) ---
2026-04-22 16:38:53 | INFO | [i2c_controller] Baseline Coverage: 31.72%
2026-04-22 16:38:53 | INFO | [i2c_controller] --- CGA Iter 1 / 15 ---
2026-04-22 16:38:53 | INFO | [i2c_controller] Target: FSM_state
2026-04-22 16:38:53 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:39:53 | WARNING | [i2c_controller] [CGA-1] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:40:30 | INFO | [i2c_controller] [CGA-1] Retry code generated successfully
2026-04-22 16:40:30 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:40:30 | ERROR | [i2c_controller] [CGA-1] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:40:30 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:40:30 | INFO | [i2c_controller] [CGA-1] Asking LLM to fix compilation errors...
2026-04-22 16:40:58 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:40:58 | INFO | [i2c_controller] Quality Evaluation: diversity=1.00
2026-04-22 16:40:58 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:40:58 | INFO | [i2c_controller] --- CGA Iter 2 / 15 ---
2026-04-22 16:40:58 | INFO | [i2c_controller] Target: Counter_bit_count
2026-04-22 16:40:58 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:41:54 | WARNING | [i2c_controller] [CGA-2] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:42:46 | INFO | [i2c_controller] [CGA-2] Retry code generated successfully
2026-04-22 16:42:46 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:42:46 | ERROR | [i2c_controller] [CGA-2] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:42:46 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:42:46 | INFO | [i2c_controller] [CGA-2] Asking LLM to fix compilation errors...
2026-04-22 16:43:39 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:43:39 | INFO | [i2c_controller] Quality Evaluation: diversity=0.21
2026-04-22 16:43:39 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:43:39 | INFO | [i2c_controller] --- CGA Iter 3 / 15 ---
2026-04-22 16:43:39 | INFO | [i2c_controller] Target: Exception_DefaultCase
2026-04-22 16:43:39 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:45:43 | WARNING | [i2c_controller] [CGA-3] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:47:29 | INFO | [i2c_controller] [CGA-3] Retry code generated successfully
2026-04-22 16:47:29 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:47:29 | ERROR | [i2c_controller] [CGA-3] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:47:29 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:47:29 | INFO | [i2c_controller] [CGA-3] Asking LLM to fix compilation errors...
2026-04-22 16:48:41 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:48:41 | INFO | [i2c_controller] Quality Evaluation: diversity=0.22
2026-04-22 16:48:41 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:48:41 | INFO | [i2c_controller] --- CGA Iter 4 / 15 ---
2026-04-22 16:48:41 | INFO | [i2c_controller] Target: FSM_state
2026-04-22 16:48:41 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:49:31 | WARNING | [i2c_controller] [CGA-4] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:50:04 | INFO | [i2c_controller] [CGA-4] Retry code generated successfully
2026-04-22 16:50:04 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:50:04 | ERROR | [i2c_controller] [CGA-4] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:50:04 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:50:04 | INFO | [i2c_controller] [CGA-4] Asking LLM to fix compilation errors...
2026-04-22 16:50:46 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:50:46 | INFO | [i2c_controller] Quality Evaluation: diversity=0.22
2026-04-22 16:50:46 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:50:46 | INFO | [i2c_controller] --- CGA Iter 5 / 15 ---
2026-04-22 16:50:46 | INFO | [i2c_controller] Target: Condition_5
2026-04-22 16:50:46 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:51:43 | WARNING | [i2c_controller] [CGA-5] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:52:09 | INFO | [i2c_controller] [CGA-5] Retry code generated successfully
2026-04-22 16:52:09 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:52:09 | ERROR | [i2c_controller] [CGA-5] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:52:09 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:52:09 | INFO | [i2c_controller] [CGA-5] Asking LLM to fix compilation errors...
2026-04-22 16:52:49 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:52:49 | INFO | [i2c_controller] Quality Evaluation: diversity=0.25
2026-04-22 16:52:49 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:52:49 | INFO | [i2c_controller] --- CGA Iter 6 / 15 ---
2026-04-22 16:52:49 | INFO | [i2c_controller] Target: Condition_9
2026-04-22 16:52:49 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:53:59 | WARNING | [i2c_controller] [CGA-6] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:54:27 | INFO | [i2c_controller] [CGA-6] Retry code generated successfully
2026-04-22 16:54:27 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:54:27 | ERROR | [i2c_controller] [CGA-6] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:54:27 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:54:27 | INFO | [i2c_controller] [CGA-6] Asking LLM to fix compilation errors...
2026-04-22 16:54:58 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:54:58 | INFO | [i2c_controller] Quality Evaluation: diversity=0.21
2026-04-22 16:54:58 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:54:58 | INFO | [i2c_controller] --- CGA Iter 7 / 15 ---
2026-04-22 16:54:58 | INFO | [i2c_controller] Target: Condition_10
2026-04-22 16:54:58 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:56:03 | WARNING | [i2c_controller] [CGA-7] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:56:31 | INFO | [i2c_controller] [CGA-7] Retry code generated successfully
2026-04-22 16:56:31 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:56:31 | ERROR | [i2c_controller] [CGA-7] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:56:31 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:56:31 | INFO | [i2c_controller] [CGA-7] Asking LLM to fix compilation errors...
2026-04-22 16:56:56 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 16:56:57 | INFO | [i2c_controller] Quality Evaluation: diversity=0.21
2026-04-22 16:56:57 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:56:57 | INFO | [i2c_controller] --- CGA Iter 8 / 15 ---
2026-04-22 16:56:57 | INFO | [i2c_controller] Target: Condition_3
2026-04-22 16:56:57 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 16:57:58 | WARNING | [i2c_controller] [CGA-8] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:58:44 | INFO | [i2c_controller] [CGA-8] Retry code generated successfully
2026-04-22 16:58:44 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 16:58:44 | ERROR | [i2c_controller] [CGA-8] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:58:44 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 16:58:44 | INFO | [i2c_controller] [CGA-8] Asking LLM to fix compilation errors...
2026-04-22 17:00:10 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:00:11 | INFO | [i2c_controller] Quality Evaluation: diversity=0.24
2026-04-22 17:00:11 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:00:11 | INFO | [i2c_controller] --- CGA Iter 9 / 15 ---
2026-04-22 17:00:11 | INFO | [i2c_controller] Target: Condition_4
2026-04-22 17:00:11 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:01:16 | WARNING | [i2c_controller] [CGA-9] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:01:47 | INFO | [i2c_controller] [CGA-9] Retry code generated successfully
2026-04-22 17:01:47 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:01:47 | ERROR | [i2c_controller] [CGA-9] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:01:47 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:01:47 | INFO | [i2c_controller] [CGA-9] Asking LLM to fix compilation errors...
2026-04-22 17:02:23 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:02:23 | INFO | [i2c_controller] Quality Evaluation: diversity=0.22
2026-04-22 17:02:23 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:02:23 | INFO | [i2c_controller] --- CGA Iter 10 / 15 ---
2026-04-22 17:02:23 | INFO | [i2c_controller] Target: Condition_8
2026-04-22 17:02:23 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:03:39 | WARNING | [i2c_controller] [CGA-10] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:04:14 | INFO | [i2c_controller] [CGA-10] Retry code generated successfully
2026-04-22 17:04:14 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:04:14 | ERROR | [i2c_controller] [CGA-10] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:04:14 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:04:14 | INFO | [i2c_controller] [CGA-10] Asking LLM to fix compilation errors...
2026-04-22 17:05:07 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:05:08 | INFO | [i2c_controller] Quality Evaluation: diversity=0.24
2026-04-22 17:05:08 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:05:08 | INFO | [i2c_controller] --- CGA Iter 11 / 15 ---
2026-04-22 17:05:08 | INFO | [i2c_controller] Target: Condition_11
2026-04-22 17:05:08 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:06:22 | WARNING | [i2c_controller] [CGA-11] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:07:23 | INFO | [i2c_controller] [CGA-11] Retry code generated successfully
2026-04-22 17:07:23 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:07:23 | ERROR | [i2c_controller] [CGA-11] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:07:23 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:07:23 | INFO | [i2c_controller] [CGA-11] Asking LLM to fix compilation errors...
2026-04-22 17:08:27 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:08:27 | INFO | [i2c_controller] Quality Evaluation: diversity=0.21
2026-04-22 17:08:27 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:08:27 | INFO | [i2c_controller] --- CGA Iter 12 / 15 ---
2026-04-22 17:08:27 | INFO | [i2c_controller] Target: Condition_1
2026-04-22 17:08:27 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:09:58 | WARNING | [i2c_controller] [CGA-12] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:10:49 | INFO | [i2c_controller] [CGA-12] Retry code generated successfully
2026-04-22 17:10:49 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:10:49 | ERROR | [i2c_controller] [CGA-12] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:10:49 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:10:49 | INFO | [i2c_controller] [CGA-12] Asking LLM to fix compilation errors...
2026-04-22 17:11:33 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:11:34 | INFO | [i2c_controller] Quality Evaluation: diversity=0.25
2026-04-22 17:11:34 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:11:34 | INFO | [i2c_controller] --- CGA Iter 13 / 15 ---
2026-04-22 17:11:34 | INFO | [i2c_controller] Target: Condition_2
2026-04-22 17:11:34 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:12:40 | WARNING | [i2c_controller] [CGA-13] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:13:30 | INFO | [i2c_controller] [CGA-13] Retry code generated successfully
2026-04-22 17:13:30 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:13:30 | ERROR | [i2c_controller] [CGA-13] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:13:30 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:13:30 | INFO | [i2c_controller] [CGA-13] Asking LLM to fix compilation errors...
2026-04-22 17:14:41 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:14:42 | INFO | [i2c_controller] Quality Evaluation: diversity=0.24
2026-04-22 17:14:42 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:14:42 | INFO | [i2c_controller] --- CGA Iter 14 / 15 ---
2026-04-22 17:14:42 | INFO | [i2c_controller] Target: Condition_6
2026-04-22 17:14:42 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:15:23 | WARNING | [i2c_controller] [CGA-14] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:15:49 | INFO | [i2c_controller] [CGA-14] Retry code generated successfully
2026-04-22 17:15:50 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:15:50 | ERROR | [i2c_controller] [CGA-14] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:15:50 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:15:50 | INFO | [i2c_controller] [CGA-14] Asking LLM to fix compilation errors...
2026-04-22 17:16:23 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:16:23 | INFO | [i2c_controller] Quality Evaluation: diversity=0.20
2026-04-22 17:16:23 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:16:23 | INFO | [i2c_controller] --- CGA Iter 15 / 15 ---
2026-04-22 17:16:23 | INFO | [i2c_controller] Target: Condition_7
2026-04-22 17:16:23 | INFO | [i2c_controller] Asking LLM to fix missing logic (Current: 31.72%)...
2026-04-22 17:17:03 | WARNING | [i2c_controller] [CGA-15] Syntax issues detected in generated code. Attempting retry... | location: autoline/TB_cga.py, func: run, line: 1503 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:17:24 | INFO | [i2c_controller] [CGA-15] Retry code generated successfully
2026-04-22 17:17:24 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1523
2026-04-22 17:17:24 | ERROR | [i2c_controller] [CGA-15] Verilator compilation failed: | location: autoline/TB_cga.py, func: run, line: 1529 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:17:24 | ERROR | [i2c_controller] obj_dir not created - compilation failed early | location: autoline/TB_cga.py, func: run, line: 1530 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:17:24 | INFO | [i2c_controller] [CGA-15] Asking LLM to fix compilation errors...
2026-04-22 17:17:55 | ERROR | [i2c_controller] Verilator Compile Failed. | location: utils/verilator_call.py, func: verilator_run_coverage, line: 242 | caller: location: autoline/TB_cga.py, func: run, line: 1552
2026-04-22 17:17:56 | INFO | [i2c_controller] Quality Evaluation: diversity=0.25
2026-04-22 17:17:56 | WARNING | [i2c_controller] Regression or Failure. Discarding changes. | location: autoline/TB_cga.py, func: run, line: 1644 | caller: location: autoline/TB_autoline.py, func: run_TBCGA, line: 302
2026-04-22 17:17:56 | INFO | [i2c_controller] CGA Finished. Final Coverage: 31.72%
2026-04-22 17:17:56 | INFO | [i2c_controller] Unreachable analysis: 0 truly unreachable, 99 potentially coverable
2026-04-22 17:17:56 | INFO | [i2c_controller] No unreachable branches found in DUT.
2026-04-22 17:17:56 | INFO | [i2c_controller] Energy report saved to saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/i2c_controller/CGA/energy_report.txt
2026-04-22 17:17:56 | INFO | [i2c_controller] Diversity report saved to saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/i2c_controller/CGA/diversity_report.txt
2026-04-22 17:17:56 | INFO | [i2c_controller] Quality evaluation report saved to saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/i2c_controller/CGA/quality_evaluation_report.txt
2026-04-22 17:17:56 | INFO | [i2c_controller] Semantic Coverage: 56.36%
2026-04-22 17:17:56 | INFO | [i2c_controller] Saved optimized TB to: saves/0420~0426/MyExperimentsClean/MyProjectCleanI2C_20260422_145630/i2c_controller/final_TB.v
2026-04-22 17:17:56 | INFO | [i2c_controller] [TBeval] Eval 1: Golden RTL checking begins
2026-04-22 17:17:56 | FAILED | [i2c_controller] [TBeval] Eval 1: Golden RTL checking failed!
2026-04-22 17:17:56 | INFO | [i2c_controller] [TBeval] [i2c_controller] Eval 2/2b is skipped because Eval 1 failed
2026-04-22 17:17:56 | INFO | [i2c_controller]
2026-04-22 17:17:56 | INFO |
########## Analyze of Chatbench_RunInfo ##########
#### pass numbers:
Eval2 : 0
Eval1 : 0
Eval0 : 1
total : 1 (Failed: 0)
passed TB by autoline reboot action (from TB3_check): 0
passed TB by functional corrector: 0
#### CGA Coverage Info:
Average Coverage : 31.72%
Max Coverage : 31.72%
Min Coverage : 31.72%
#### tokens and cost:
average prompt tokens: 114321
average completion tokens: 55507
total cost: 5.6168
average cost: 5.6168
#### time:
average time: 8486.25s
#### debug info table:
FUNCTIONAL debug info table:
(debugged here means functional debugging)
| un-func-debugged | func-debugged | total |
failed | 0 | 0 | 0 |
Eval0 | 0 | 1 | 1 |
Eval1 | 0 | 0 | 0 |
Eval2 | 0 | 0 | 0 |
#### Eval2 ratio:
#### CGA Coverage Detail List:
Task ID | Coverage
----------------------------------------
i2c_controller | 31.72%
loose Eval2 pass metric applied: 0.8